ECE 410

VLSI Design

Spring 2016

  • News
  • Lectures
  • Homework
  • Labs
  • Project

Labs Checkoff is due by 2:45pm-3:45pm in 2200EB.

Labs

  •  
  •  

Scripts

  • Auto PWL script
  •  

Supplamental

  • Lab 6 Supplement
  •  

Tutorials

  • Tutorial A
  • Tutorial B
  • Tutorial C
  • Tutorial D
  •  

Lab Guides

  • Guide to 410 Lab Reports
  • Brief Report Template (optional)
  • UNIX Tips
  • Guide to Group Lab Report
  • Guide to Setting Up Group Directories
  •  

Cadence Guides

  • Cadence Setup Guide
  • Guide to Capturing Images
  • Guide to Schematic Entry
  • Guide to Writing Stimulus Files
  • Troubleshooting Guide
  • Guide to Primitive Cell Layout
  • Guide to Passing LVS
  • Guide to Automated PWL Source Generation
  • Guide to Multi-Cell Layout
  • Guide to Power Measurement
  •  

© Michigan State University Board of Trustees, East Lansing, MI 48824

MSU is an affirmative action, equal opportunity employer