 |
Advanced Circuits, Architecture, and Computing Lab
People
Principal Investigator
|
Current Ph.D. Students
Current M.S. Students
Past Graduate Students
|
|
Sujit T. Zachariah (M.S. Project, CS), An evaluation of
limited-memory branch-and-bound algorithms, graduated May
1998. Current employment: Member of Technical Staff, Intel,
Inc., Bangalore, India.
|
|
Balakrishna V. Venkatrao (M.S. Thesis, EE), The processor-memory
performance gap and the role of compression, graduated Aug.
13, 1999. Current employment: Member of Technical Staff, Sun
Microsystems, Inc., Mountainview, CA.
|
|
Anurag Aggarwal (M.S. Project, CSE), Fast algorithms for
reconfiguring fault-tolerant 2-D mesh multiprocessors,
graduated Dec. 1999.
|
|
Douglas E. Covelli (M.S. Project, EE), A study of limited-memory
branch-and-bound algorithms, graduated Dec. 1999.
|
|
Rajesh R. Vonguru (M.S. Project, CSE), Parallel algorithm
animation, graduated Dec. 1999.
|
|
Srinivas Dangeti (M.S. Thesis, CSE), An analysis of the potential
of compression in improving performance, power consumption, and
cost at the processor-memory interface, graduated Mar. 9,
2000. Current employment: Member of Technical Staff, Sun
Microsystems, Inc., Mountainview, CA.
|
|
Rajagopalan Janakiraman (M.S. Project, CSE), ILP formulation for
glitch elimination in static CMOS ICs, graduated May 2000.
|
|
Sriram V. Garimella (M.S. Thesis, EE), Glitch power minimization
in static CMOS ICs, graduated Dec. 15, 2000. Current
employment: Member of Technical Staff, Andiamo Systems, Inc., San
Jose, CA.
|
|
Alwin Tareen (M.S. Thesis, EE), Analyzing delay elements and gate
triggering for glitch power elimination in arithmetic units,
graduated Feb. 1, 2001.
|
|
Abhilash Dev (M.S. Project, CSE), Design of fault-tolerant
multi-dimensional meshes, graduated Aug. 2001. Current
employment: Member of Technical Staff, Motorola, Inc.,
Schaumburg, IL.
|
|
Jintao Wang (M.S. Project, CSE), Application of branch-and-bound
to protein threading, graduated Aug. 2001. Current
employment: Roswell Park Cancer Institute, Buffalo, NY.
|
|
Bharat Bhushan (M.S. Project, CSE), Survey of limited-memory
branch-and-bound algorithms, graduated Dec. 2001.
|
|
Krishnan Sundaresan (M.S. Project, EE), Network processor
design, graduated May 2002. Currently pursuing Ph.D.
|
|
Amruth V. Sivalenka (M.S. Project, CSE), Parallel algorithms for
the linear assignment problem, graduated Aug. 2002.
|
|
Gaurav Bhargava (M.S. Project, CSE), A study of functional units
exploiting frequent operand values, graduated Aug. 2002,
Current employment: Qualcomm, Inc., San Diego, CA.
|
|
Sandeep K. Namilikonda (M.S. Project, CSE), Comparison and
analysis of limited-memory branch-and-bound algorithms,
graduated Dec. 2002. Currently pursuing Ph.D.
|
|
Jiangjiang Liu (M.S. Project, CSE), A comprehensive analysis of
the potential of compression to improve memory system
performance, power consumption, and cost, graduated Feb. 2003.
Current employment: Assistant Professor, Department of
Computer Science, Lamar University, TX, Aug. 2004 - present.
|
|
Kaushal R. Gandhi (M.S. Project, CSE), Analysis of operand value
frequencies for arithmetic units, graduated Feb. 2003.
Currently pursuing Ph.D.
|
|
Shanker R. Nagesh (M.S. Project, CSE), Processor architecture survey,
graduated Sep. 2003. Current employment: Intel, Bangalore, India.
|
|
Raviteja Jammalamadaka (M.S. Project, CSE), Hardware-efficient and
highly-reconfigurable fault-tolerant designs for multi-dimensional
meshes, graduated Dec. 2003.
|
|
Jiangjiang Liu (Ph.D., CSE), Information pattern aware design strategies for
nanometer-scale address buses, graduated Aug. 2004.
Current employment: Assistant Professor, Department of
Computer Science, Lamar University, TX, Aug. 2004 - present.
|
|
Electrical and Computer Engineering
