


Problem 1

Using the rules given in lecture notes, find V_{g2} and V_o required for both transistors to be ON in the two-transistor circuit shown below for each of the listed input voltage combinations. Assume $V_{DD} = 2.5V$, $V_{tn} = 0.5V$, and $|V_{tp}| = 0.5V$.



- (a) $V_{i1} = 0V$, $V_{i2} = 0V$
 (b) $V_{i1} = 2V$, $V_{i2} = 2V$
 (c) $V_{i1} = 2.5V$, $V_{i2} = 2.5V$
 (d) $V_{i1} = 0V$, $V_{i2} = 1V$

solution

- (a) $V_{i1} = 0V$, $V_{i2} = 0V$
 $V_{i1} - V_{g1} = 0 - 0 = 0 < |V_{tp}|$, so $V_{g2} = V_{g1} + |V_{tp}| = 0 + 0.5 = 0.5V$
 $V_{g2} - V_{i2} = 0.5 - 0 = 0.5V = V_{tn}$, so $V_o = V_{i2} = 0V$
- (b) $V_{i1} = 2V$, $V_{i2} = 2V$
 $V_{i1} - V_{g1} = 2 - 0 = 2 > |V_{tp}|$, so $V_{g2} = V_{i1} = 2V$
 $V_{g2} - V_{i2} = 2 - 2 = 0 < V_{tn}$, so $V_o = V_{g2} - V_{tn} = 2 - 0.5 = 1.5V$
- (c) $V_{i1} = 2.5V$, $V_{i2} = 2.5V$
 $V_{i1} - V_{g1} = 2.5 - 0 = 2.5 > |V_{tp}|$, so $V_{g2} = V_{i1} = 2.5V$
 $V_{g2} - V_{i2} = 2.5 - 2.5 = 0V < V_{tn}$, so $V_o = V_{g2} - V_{tn} = 2.5 - 0.5 = 2V$
- (d) $V_{i1} = 0V$, $V_{i2} = 1V$
 $V_{i1} - V_{g1} = 0 - 0 = 0 < |V_{tp}|$, so $V_{g2} = V_{g1} + |V_{tp}| = 0 + 0.5 = 0.5V$
 $V_{g2} - V_{i2} = 0.5 - 1 = -0.5V < V_{tn}$, so $V_o = V_{g2} - V_{tn} = 0.5 - 0.5 = 0V$

Problem 2

Design a transistor-level CMOS logic circuit to implement the function $F = \overline{(x + yz)} \cdot (w + x)$ using the least number of transistors.

HINT: Consider that you may need to expand the equation in order to reduce it using the logic properties shown in the Chapter 2 lecture notes.


solution

This function can be easily reduced using the property proven in HW1, which says $(a+b)(a+c) = a+bc$. Here, $x=a$, $yz=b$, and $w=c$. A brief derivation shows

$$F = \overline{(x + yz)} \cdot (w + x) = \overline{xx + xyz + xw + wyz} = \overline{x + xyz + xw + wyz}$$

$$= \overline{x(1 + yz + w) + wyz} = \overline{x + wyz}$$

The function has been reduced to 4 transistors and 3 operations. The schematic to implement $F = \overline{x + wyz}$ is shown on the right.



Problem 3

Construct the CMOS logic circuit that implements $Y = a + \overline{\overline{a+b}} + c\overline{b}$ using the fewest possible transistors. You are allowed to use inverted inputs (e.g., \overline{a}) rather than adding inverters to create these signals.

solution

First let's simply the function to remove all inverted operations

$$Y = a + (\overline{a\overline{b}}) + c\overline{b}$$


$$Y = a + c\overline{b} \text{ (because } A + AX = A \text{)}$$

Thus

$$Y_p = \overline{a} + \overline{cb}, \text{ and } Y_n = \overline{a} \cdot \overline{cb} = \overline{a} \cdot (\overline{c} + b), \text{ which looks correct because all AND/OR}$$

operations are complemented between Y_p and Y_n , and both have the same inputs.


Substituting parallel connections for OR operations and series connections for ANDs, we get:



Problem 4



The symbol for a 2:1 multiplexer and the truth table for a 4:1 multiplexer are shown below.

- Construct a schematic for a 2:1 MUX using two CMOS transmission gates and an inverter.
- Using the 2:1 MUX symbol below, construct a gate-level schematic for a 4:1 multiplexer using only 2:1 multiplexers. The inputs should be $s_0, s_1,$ and $P_3:0$ ($P_0 - P_3$) and the output is F .
- How many transistors are needed to form the transmission gate based 4:1 MUX in (b)?
- Are there any redundant transistors that could be eliminated if you constructed the 4:1 MUX at the transistor level? If so, how many and which ones?



s1	s0	F
0	0	P0
0	1	P1
1	0	P2
1	1	P3

solution



c) 2:1 MUX has 6 transistors (2x2 (transmission gates) + 2 (inverter)). Thus the 4:1 MUX has $3 \times 6 = \underline{18 \text{ transistors}}$

d) Yes, the 2:1 MUX with an included INV creates a redundant inversion of s0. One INV could be eliminated from the first-stage 2:1 MUXs. This would save 2 transistors.

Problem 5

A CMOS metal layer with resistivity, ρ , $3 \times 10^{-6} \Omega\text{-cm}$ is $0.6 \mu\text{m}$ thick. It is used to draw a signal trace that is $100 \mu\text{m}$ long and $0.75 \mu\text{m}$ wide.

- Calculate the sheet resistance, R_s , of this metal layer.
- How many “squares”, n , are in the signal trace?
- Use the results in (a) and (b) to determine the resistance of the trace.

solution

a) $R_s = \rho/t = 3 \times 10^{-6} / (0.6 \times 10^{-4}) = 0.05 \Omega$

b) $n = L/W = 100/0.75 = 133.3 \text{ squares}$

c) $R = (R_s)(n) = 0.05(133.3) = 6.67 \Omega$

Problem 6

A polysilicon trace that is $0.6 \mu\text{m}$ wide, 0.05mm long, and $0.5 \mu\text{m}$ thick has a sheet resistance of 20Ω . It is used to form a high frequency signal trace.

- Calculate the resistance of the poly trace.
- Calculate the line capacitance of this signal trace assuming the line is separated from a conducting plate by a 100\AA thick oxide layer. Express your answer in fF (10^{-15})
- Calculate the time constant (RC-delay) associated with this trace.

solution

a) $R = L \cdot \rho / W \cdot t = L/W \cdot R_s = 50/0.6 \cdot 20 = \underline{1666 \Omega}$

b) converting all length units to cm,

$$C_{line} = \frac{\epsilon_{ox} WL}{T_{ox}} = \frac{(3.9)(8.95 \times 10^{-14})(0.6 \times 10^{-4})(50 \times 10^{-4})}{100 \times 10^{-8}} = 10.47 \times 10^{-14} \cong 105 \text{ fF}$$

c) $\tau = R_{line} C_{line} = 1666(105) = 174,930 \text{ fs} = \underline{175 \text{ ps}}$.

This amounts to around a 900 MHz cutoff frequency ($2\pi f = \omega = 1/RC$), which would be a problem in a $1\text{GHz}+$ processor. This gives you some idea why poly should not be used to make interconnections unless they are *very* short.