－Programmer＇s Model＝model of $\mu \mathrm{C}$ useful to view hardware during execution of software instructions

## －Recall：General Microcontroller／Computer Architecture

－note：Control Unit \＆Register File


## HC12／S12 Programmer＇s Model

－Programmer＇s Model＝model of $\mu$ C useful to view hardware during execution of software instructions
－focus on Register File \＆Control Unit of a specific controller
－will be different for each different brand／model of controller



## －Register File

－store data in／out of memory or ALU
－Accumulators： 2 ＠8－bit OR 1 ＠16－bit －general purpose storage
－Index Registers： 2 ＠16－bit
－general purpose or in indexed addressing
－Control Unit
－Instruction Register（IR）
－holds current instruction，multi－byte
－Program Counter（PC）
－holds address of next instruction，16－bit

－Stack Pointer（SP）
－holds address of stack（special block of memory），16－bit
－Condition Code Register（CCR）
－holds＂flag＂values generated by last instruction executed，8－bit
－known as Status Register in other controllers

## Condition Code Register

－$C C R=$ register 8 of individually functioning bits
－AKA：Flags Register，Status Register

## CCR ${ }^{7}$ S X H I N Z V C ${ }^{0}$


－ALU Status Flags：each condition tested after each instr．exec．
－C：Carry Flag
－＝ 1 if carry（addition）or borrow（subtraction）occurs in instr．exec．
－V：Overflow Flag $\quad 2 C_{-}$Overflow $=\overline{A_{n-1}} \cdot \overline{B_{n-1}} \cdot S_{n-1}+A_{n-1} \cdot B_{n-1} \cdot \overline{S_{n-1}}$
$\cdot=1$ if 2＇s complement overflow occurs in instr．exec．
－Z：Zero Flag：$=1$ if ALU result $=0$
－N：Negative Flag：$=1$ if MSU of ALU result is 1 （i．e．，negative in S2C）
－H：Half－Carry Flag：$=1$ if carry from lower nibble（nibble $=\frac{1}{2}$ byte $=4$ bits）

## - Instructions \& resulting CCR flag status

-8-bit addition (hexadecimal)

- BT + 4A
- 07 + FY
- $B 6+9 A$
- assign each problem to group of students to evaluate as TPS exercise
- write answers ( $C=, V=$, etc) on board before next slide


## CCR Examples

- Instructions \& resulting CCR flag status
-8-bit addition
- $B 7+4 A$ A) 11 i th owl $C=1 \quad V=0 \quad Z=0 \quad N=0 \quad H=1$ | +01001010 |
| :---: |
| 100000001 |
| carry-00t |
- 07 + FY
B) $\begin{array}{llll}111 & 1 \\ 0000 & 1 & 1 \\ 1 & 1\end{array}$ $C=1 \quad V=$ $\square$ $z=$ $\qquad$ $N=$ $\square$ $H=$ 1 +11111001
$(1) \sqrt{00 \delta \delta ~} 0 \delta 00$
- $B 6+9 A$
 $+10011010$

$$
\text { Negative + Negative = Positive? } \Rightarrow \text { overflow! }
$$

V (2C overflow) is ALWAYS checked, even if value is not in S2C

- Instructions \& resulting CCR flag status
-8-bit subtraction (hexadecimal)



## - Carry Flag (C) Rules

* if $A+B$ (addition), then $C=$ carry_out (Cout)
* if $A-B$ (subtraction), then $C=\overline{\text { Cout }}$ (not_Cout, inverse)
- if $A>B$, no borrow is needed $\rightarrow C=0$
- if $A<B$, borrow needed $\rightarrow C=1$


## CCR Example: Carry Flag \& Subtraction

- Evaluate: -4-(-3)
- operation is $A-B$ (subt.) $\rightarrow C=\overline{\text { Cout }}$
$-A<B \rightarrow$ borrow will be needed $\rightarrow C$ should be 1

$$
\begin{aligned}
& C=1 V=0 \quad Z=0 \quad N=1 H=0
\end{aligned}
$$

Note: in S2C form, the more negative a number is, the "smaller" it is EX: $-4=1100$ is smaller than $-3(=1101)$
Thus, you can compare $A$ < or > B in normal/decimal or S2C notation

- Assembly (ASM) language: programming in the smallest unit of machine $(\mu C, \mu P)$ action
- Example ASM program code


## - ASM Instruction Format

ASM code file, text
Loop example for Ch. 3 notes by A.Mason. Mar 09 Sums 10 values from memory and store result in SUM assumes 10 values to sum are stored at $\$ 1000$ assumes prior sum stored at SUM


- LABEL INSTR_MNEMONIC OPERAND(S) COMMENT
- example:

CHECK CMPA \#SOA ? ?added all 10 ?

## HC12/S12 Assembly Instructions

- ASM Instruction Format
- LABEL INSTR_MNEMONIC OPERAND(S) COMMENT
- example: CHECK CMPA \#\$0A +?addedall10?
- LABEL: identifies location of a line of code
- used by Assembler (compiler); not part of actual instructions
- generally used for looping (jump, branch)
- CHECK is branch location of later instruction (BRA CHECK)
- MNEMONIC: text code for each ASM instruction
- translated by Assembler to a specific instr. "op-code"
- op-code = hex machine code for each ASM instruction


## - CMPA is instruction to compare value in accA to operand value

- OPERAND: data/address used by ASM instruction
- function of "addressing mode" (discussed later)
- some instr. don't have operands
- \$ = HEX value
- EX: $\$ 12=18_{10}$
- \% = BIN value
- EX: \%10 = $2_{10}$
- none $=D E C$ value
- EX: $12=12_{10}$
- \# denotes a data value (rather than an address)
- EX: ADDA \#\$A5, adds value \$A5 to acc

ADDA \$ A5, adds value at address \$ A5 to acc

- illustration to clarify will come soon!
- first need to make things even more complicated $\odot$


## ASM Instructions \& Program Assembly

- Example ASM program code

TOP ADDA \#7 ; add acc +7
label instr. operand comment

- Program Assembly
- instr._mnemonics converted to HEX op-codes

- So... HEX values can represent
- instruction op-code bytes
- instruction data or operand bytes
- data/instruction address bytes
- and you need to be able to tell which witch is which!
- Relationship between Software (instruction) and Hardware
- Program Elements:
- SOFTWARE: location of instr., action to perform, data to act on
- HARDWARE: address, CPU control bits, data bits (or address of data)
- Relationship between Program and Data memory
- all instructions are converted to hex and stored in memory
- Program Memory = block of memory addresses allocated to program bytes
- most instruction act on data and produce results stored in memory
- Data Memory = block of memory addresses allocated to data bytes
- Relationship between Address and Data values
- evaluate:
- \#1 + \#2 = \#3
- \#1 + 2 = \#6
- no "\#" implies an address; value in block 2 is \#5, so \#1+\#5=\#6


## 68HC12 Expanded Programmer's Model

- CPU (ALU, Register File, Control Unit) and Memory
- note separate memory allocated for Program and Data


## 68HC12 Expanded Programmer's Model


from concept to action...
A. Write program to complete task

- check syntax; test functionality (Simulator)
B. Assemble program (Assembler)
- ASM code $\rightarrow$ Machine code (op-codes and operands)
C. Upload program to program memory
D. Run program on Microcontroller
- set PC to start of program memory

1. fetch instruction to IR from program memory
2. decode instruction: set ALU to perform instruction
3. execute instruction: load/store to data memory \& register file

- advance PC to next instruction in program memory
- repeat step 1 until commanded to stop


## Instruction Execution Cycle

- 3 steps of instruction execution cycle
- Fetch: Load instruction byte from program memory into IR
- Decode: Translate op-code to control signals for ALU and Control Unit
- Execute: Pass data through ALU to generate desired result
- Example

1. fetch bytes for LDAA \#\$00
2. decode: set ALU to load value \#\$00 into accA
3. execute: accA contains $\$ 00$
4. fetch bytes for CMPA \#\$OA
5. decode: set ALU to compare accA with the value $\$ 0 A$
6. execute: set $C / V / N / Z$ flags (e.g., if accA were $\$ 0 A, Z \rightarrow 1$ )
7. etc...

## Instruction Cycle Example

## －Code Executed：

－LDAA \＄3000（load from \＄3000）
－STAA \＄2000（store to \＄2000）

## －Explaining the instruction execution chart



Instruction Cycle Example

Clock Cycle 2
Clock Cycle 3
－Code Executed：
－LDAA \＄3000
－（load from \＄3000）
－STAA \＄2000
－（store to \＄2000）

## Clock Cycle


$\$ 3000 \$ 75$ S


Clock Cycle 4
EXもCN゙イ10N


Cock Cycle
 CH：
 $\$ 4002 \$ 00$

$\$ 3000 \$ 75$


| $F \frac{\mathrm{Cloc} 1}{E}$ | $\text { Cygle }{ }^{7}$ | $E X E \text { Cioctes. } 10 N$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | \＄4000 \＄86 | A5 ${ }^{\text {B }}$ | \＄4000 5 | SB6 |
|  | \＄4001 530 |  | \＄4001 $\$$ | \＄30 |
| IR $57 \times 15201500$ | \＄4002 $\$ 00$ | IR 8789 <br> 820 | \＄4002 \＄ | \＄00 |
| PC $\$ 4006$ | \＄4003\＄7A | C $\$ 4006$ |  | \＄7A |
|  | $\begin{aligned} & \$ 4004 \\ & \$ 4005 \\ & \$ 20 \\ & \$ 00 \end{aligned}$ |  | \＄400s | \＄00 |
|  | \＄2000 |  | 2000 | $\$ 2$ |
|  | \＄3000 $\$ 75$ |  | \＄3000 | \＄75 |

- Instruction Set: the full set of functional instructions a $\mu C / \mu \mathrm{P}$ can execute
- varies with each family of controllers, but generally very similar
- Basic types of instructions (see HO_3)
- Data Transfer/Manipulation
- move data to/from memory; shift/rotate; etc.
- Arithmetic
- add; subtract; increment; decrement; etc.
- Logic \& Bit Operations
- Boolean logic; condition flag clears; etc.
- Data Test
- compare/test data \& set CCR flags (test for conditional branches)
- Branch
- jump out of program sequence; if-then-else operations
- Function Call (Subroutine)
- start/end subroutines; adjust PC


## Reading HO_3

- Information in HO_3 instruction tables
- mnemonic
- description of function
- operation in terms of programmer's model elements
- CCR flag affects

Data Transfer/Manipulation
Table A. Load instructions put data into CPU memory (e.g. Register File)

| Mnemonic | Function | Operation | $\boldsymbol{C}$ | $\boldsymbol{V}$ | $\boldsymbol{Z}$ | $\boldsymbol{N}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| LDAA | Load accumulator A | $\mathrm{A} \leftarrow \mathrm{M}$ | -- | 0 | $\Delta$ | $\Delta$ |
| LDAB | Load accumulator B | $\mathrm{B} \leftarrow \mathrm{M}$ | -- | 0 | $\Delta$ | $\Delta$ |
| LDD | Load accumulator D | $\mathrm{A} \leftarrow \mathrm{M}, \mathrm{B} \leftarrow \mathrm{M}+1$ | -- | 0 | $\Delta$ | $\Delta$ |
| LDX | Load index register X | $\mathrm{X} \leftarrow \mathrm{M}: \mathrm{M}+1$ | -- | 0 | $\Delta$ | $\Delta$ |
| LDY | Load index register Y | $\mathrm{Y} \leftarrow \mathrm{M}: \mathrm{M}+1$ | -- | 0 | $\Delta$ | $\Delta$ |
| LDS | Load stack pointer $(\mathrm{SP})$ | $\mathrm{SP} \leftarrow \mathrm{M}: \mathrm{M}+1$ | -- | 0 | $\Delta$ | $\Delta$ |

Memory address ( $M$ ) defined by instruction operand
all these instructions CLEAR 'V' (make 0) and
CHANGE 'Z' and ' N ' based on ALU result

## - Accumulators

- accA is MSBy of accD; accB is LSBy of accD



## - Memory operations

- instructions refer to only one 8-bit memory address
- where does $2^{\text {nd }}$ byte come from for 16 -bit instructions (e.g., LDX)
- defined/reference memory address $(M) \rightarrow$ MSBy; $M+1 \rightarrow$ LSBy



## Quick Review: HC12 Instructions

Data Transfer/Manipulation
Table B. Store instructions put data (from CPU) into memory

| Mnemonic | Function | Operation | $\boldsymbol{C}$ | $\boldsymbol{V}$ | $\boldsymbol{Z}$ | $\boldsymbol{N}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| STAA | Store accumulator A | $\mathrm{A} \rightarrow \mathrm{M}$ | -- | 0 | $\Delta$ | $\Delta$ |
| STAB | Store accumulator B | $\mathrm{B} \rightarrow \mathrm{M}$ | -- | 0 | $\Delta$ | $\Delta$ |
| STD | Store accumulator D | $\mathrm{A} \rightarrow \mathrm{M}, \mathrm{B} \rightarrow \mathrm{M}+1$ | -- | 0 | $\Delta$ | $\Delta$ |
| STX | Store index register X | $\mathrm{X} \rightarrow \mathrm{M}: \mathrm{M}+1$ | -- | 0 | $\Delta$ | $\Delta$ |
| STY | Store index register Y | $\mathrm{Y} \rightarrow \mathrm{M}: \mathrm{M}+1$ | -- | 0 | $\Delta$ | $\Delta$ |
| STS | Store stack pointer (SP) | $\mathrm{SP} \rightarrow \mathrm{M}: \mathrm{M}+1$ | -- | 0 | $\Delta$ | $\Delta$ |

You don't have to memorize these. Instruction tables will always be available to you. Even on exams!

Table C. Move/transfer instructions copy data to a memory/register

| Mnemonic | Function | Operation | $\boldsymbol{C}$ | $\boldsymbol{V}$ | $\boldsymbol{Z}$ | $\boldsymbol{N}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TAB | Transfer acc. A to acc. B | $\mathrm{B} \leftarrow \mathrm{A}$ | -- | 0 | $\Delta$ | $\Delta$ |
| TBA | Transfer acc. B to acc. A | $\mathrm{A} \leftarrow \mathrm{B}$ | -- | 0 | $\Delta$ | $\Delta$ |
| TAP | Transfer acc. A to CCR | CCR $\leftarrow \mathrm{A}$ | $\Delta$ | $\Delta$ | $\Delta$ | $\Delta$ |
| TPA | Transfer CCR to acc.A | $\mathrm{A} \leftarrow \mathrm{CCR}$ | -- | -- | -- | -- |
| MOVB | Mem to Mem: move byte | $(\mathrm{M})_{1} \rightarrow(\mathrm{M})_{2}$ | -- | -- | -- | -- |
| MOVW | Mem to Mem: move Word | $(\mathrm{M}: \mathrm{M}+1)_{1} \rightarrow(\mathrm{M}: \mathrm{M}+1)_{2}$ | -- | -- | -- | -- |

Shift/rotate instructions
Logic shift: input = 0, output to carry_out
Arithmetic shift: shift right puts copy of MSB into MSB
Rotate: input rolls from output (carry_out included)
which is which?


- Arithmetic
- Addition: adds Register with Memory (or Register), stores in Register - note: $A \leftarrow A+B$, but no $B \leftarrow A+B$
- Subtraction: subtr. Register with Memory (or Register), stores in Register
- Decrement: subtr. 1 from value in ( $M, A, B, S P, X$ or $Y$ )
- Increment: add 1 to value in ( $M, A, B, S P, X$ or $Y$ )
- Logic
- AND, OR, XOR, Complement (invert)
- 2's complement = \$00-A (or B); additive inverse, same as $A^{\prime}+1$
- Bit Operations
- Clear CCR flags: C, I, V
- Bit Test; AND's A (or B) with Memory: application unknown to me ©
- Bit Set/Clear
- clears (make 0) or sets (make 1) individual bits of a byte
- can affect 1 or multiple bits
- very useful for defining individual bits of an I/O port
- requires a "mask" byte


## Masking Concept

- Bit set/clear instructions (BSET, BCLR) [as well as some others we'll learn later] use mask bytes.
- Mask byte defines which bits of a byte will be affected by instr.
- other bits will not be changed


## - Instruction format

- mnemonic mem_addr mask BSET/BCLR addr of data bits to set/clr
*only operates on Memory; not on CPU registers or operands
- if mask bit $=1 \rightarrow$ change
- if mask bit $=0 \rightarrow$ don't change


## - Examples:

Ex $\$ 4 E \frac{1010010}{\text { addr }} \frac{\text { data }}{\text { data }}$
 BCLR \$4E $\% 00110011 \rightarrow \$ 4 E 10000100$ because masking is bit-wise operation, mask bytes often specified in binary

- Determine memory value after each instruction set/clear all bits that are '1' in the mask operand
-BSET \$9D \%10101010
- value in \$9D is \$AD = \%1010 1101
- bset $\rightarrow$ \$AF
-BSET \$67B3 \%11100111
- value in \$67B3 is \$00
- bset $\rightarrow$ \$E7
- BCLR \$009E \%10000001
- value in \$009E is \$E2
- bclr $\rightarrow$ \$62
-BCLR \$009C \$9C
- value in $\$ 9 \mathrm{C}$ is $\$ 9 \mathrm{C}$
- mask also \$9C=\%1001 1100
- bclr $\rightarrow$ \$00

| data: | 10101101 |
| :--- | ---: | :--- |
| mask: | 10101010 |
| bset-> 10101111 |  |
| red=set, blue=pass |  |

data: 00000000 mask: 11100111 bset-> 11100111

| data: | 1110 | 0010 |
| :--- | ---: | :--- |
| mask: | 1000 | 0001 |
| bclr-> 0110 | 0010 |  |
| red=clr, | blue $=$ pass |  |

INITIAL addr. value \$009C \$9C \$009D \$AD \$009E \$E2
\$67B2 \$67B3 $\qquad$

FINAL addr. value

| \$009C | \$00 |
| :---: | :---: |
| \$009D | \$AF |
| \$009E | \$62 |

\$67B2 \$FF \$67B3 \$E7

## Quick Review: HC12 Instructions

## Data Test Instructions

- Compare Data Compare: $\mathrm{C}=\Delta, \mathrm{V}=\Delta, \mathrm{Z}=\Delta, \mathrm{N}=\Delta$
- compare 2 values by subtracting them
- CCR flags will show $<,>$, or $=$
- $N$ will show which was greater

EX: CBA $\rightarrow$ Compare $A=\$ 5 D$ to $B=\$ 37$
$\rightarrow A-B \rightarrow$ \$5D - \$37
$\rightarrow \mathrm{N}=\mathbf{0} \rightarrow \mathrm{A}>\mathrm{B}$ (subtraction not negative)

- $Z$ will show if they were equal
- Test Data
- subtracts \$00
- CCR flags show if value in tested memory/register is negative ( N ) or zero ( Z )
- $68 \mathrm{HC12}$ has six (6) addressing modes
- addressing modes define how data is associated with an instruction
- Inherent: instruction requires no data form outside the CPU
- $E X: A B A\{A \leftarrow A+B\}$ or INX \{increment $i X$ by 1$\}$
- inherent instructions have no operands
- all needed data within CPU registers
- Immediate: data value is in operand (not in memory)

```
remaining 2 modes
                                    are more
complicated and will
    be covered later
```

- easily identified by having a \# in the operand
- EX: LDAA \#\$F3 \{put \$F3 into accA\} or ANDA \#\$2C
- Extended: data for instruction is in memory
- 2-byte operand specifies memory address
- EX: LDAB \$20B4 \{put value in \$20B4 into accB; $B \leftarrow<\$ 20 B 4>$ \}
- Direct: data for instruction is in memory with 1-byte address
- special case of Extended
- used for addresses \$0000-\$00FF (256 bytes), where MSBy is \$00
- saves program bytes and execution time; eliminates 1 operand value
- addresses \$00-\$FF largely used by configuration registers (control I/O functions)
- EX: ADDA \$E3 $\{A \leftarrow A+<\$ 00 E 3>\}$


## Address Modes

Identify the address mode for each of the following instructions

- Inherent, Immediate, Direct, Extended
- LDAB \#\$4F
- STAA \$8D2C
- ABA
-LDX \#\$8D2C
- STY \$8D2C
- INCB
- ANDA \$C6
- TAB
-LSL \$FO
-SUBD \$8D2C
- ADDD \#\$0750

Immediate
Extended
Inherent
Immediate
Extended
Inherent
Direct
Inherent
Direct
Extended
Immediate

- Following topics should be studied for Quiz 1
- ECE230 review
- base conversion
- S2C form and conversions
- Boolean logic; DeMorgan's rules
- flip-flop/register operation
- Microcontroller architecture; structure \& name/function of blocks
- 68HC12 programmers model
- CCR bits; setting after hexadecimal math
- $68 \mathrm{HC12}$ instruction format \& execution cycle
- masking concept: BSET/BCLR instructions
- $68 \mathrm{HC12}$ address modes: the simple ones (INH, IMM, DIR, EXT)

Instruction Register Chart

| Action: Initial Values |  | A |
| :---: | :---: | :---: |
| $a A \quad \$ A 2 \mathrm{aB}$ \$4B | \$0060 | \$20 |
| ix \$2100 | \$0061 | \$00 |
| וY \$1000 | \$00C7 | \$FF |
| SP ignore |  |  |
| PC ignore |  |  |
| CCR H H N I Z V V C |  |  |



Inherent
Add B to A A2 $+4 B$



Inherent
Increment $B$ $(B \leftarrow B+1)$

Instruction Register Chart

| Action: Initial Values |  | A |
| :---: | :---: | :---: |
| at \$A2 ab \$4B | \$0060 | \$20 |
| Ix \$2100 | \$0061 | \$00 |
| IY \$1000 | \$00C7 | \$FF |
| SP ignore | \$2000 |  |
|  | \$2001 | \$5E |
| PC ignore | \$2002 | \$20 |
| CCR $H$ $N$ Z V $C$ |  |  |



Immediate AND aA w/ M (A2)(4C)
$A 2=10100010$
$4 C=\underline{01001101}$ 00000000


Instruction Register Chart

| Initial Values |  | A |
| :---: | :---: | :---: |
| $a A$ \$ ${ }^{\text {a }}$ aB \$4B | \$0060 | \$20 |
| 1x \$2100 | \$0061 | \$00 |
| IY \$1000 | \$00C7 | \$FF |
|  | \$2000 | \$31 |
| SP ignore | \$2001 | \$5E |
| PC ignore | \$2002 | \$20 |
| CCR H N Z V $C$ |  |  |


| Action: LDX \$60 |  | B |
| :---: | :---: | :---: |
| $a \mathrm{~A}$ \$ $\mathrm{A}^{\text {ab }}$ \$4B | \$0060 \$20 |  |
| Ix $\quad \$ 2000$ | $\begin{aligned} & \$ 0067 \\ & \$ 0.7 \end{aligned}$ | \$00 |
| ir $\$ 100$ |  | F |
|  | \$2000 | \$31 |
| SP ignore | \$2001 | \$5E |
| PC ignore | \$2002 | \$20 |
| CCR H N Z V $C$ |  |  |

Direct
Load iX from $M$ (60)

Direct

| Action: LDAA \$C7 | Direct $C$ |  |
| :---: | :---: | :---: |
| $a \mathrm{~A}$ \$FF ab \$4B | $\$ 0060$ \$0061 | $\begin{aligned} & \$ 20 \\ & \hline \$ 00 \end{aligned}$ |
| 1x \$5000 |  |  |
| iv \$1000 | \$000 \$FF |  |
|  | \$2000 \$ | \$31 |
| SP ignore | $\frac{\$ 2001}{\$ 2002}$ | \$5E |
| PC ignore |  | \$20 |
| CCR H N Z V C |  |  |



Instruction Register Chart: CCR Flags

| Action: ABA |  | B |
| :---: | :---: | :---: |
| aA \$ED ab \$4B | \$0060 | \$20 |
| ix $\quad \$ 2100$ | \$0061 | \$00 |
| ir \$1000 | \$00C7 | \$FF |
|  | \$2000 | \$31 |
| SP ignore | \$2001 | \$5E |
| PC ignore | \$2002 | \$20 |
|  |  |  |

Action: INCB


B

| $\$ 0060$ | $\$ 20$ |
| :--- | :--- |
| $\$ 0061$ | $\$ 00$ |
| $\$ 00 c 7$ | $\$ F F$ |
| $\$ 2000$ | $\$ 31$ |
| $\$ 2001$ | $\$ 5 E$ |
| $\$ 2002$ | $\$ 20$ |
|  |  |



S Instruction Execution p. 33

Instruction Register Chart: CCR Flags

$\sqrt{ }{ }^{\infty}$

| Action: ABX Add B to ix |  |  |
| :---: | :---: | :---: |
| aA \$A2 aB \$4B | \$0060 | \$20 |
| ix $\$ 8048$ | \$0061 | \$00 |
| ir \$1000 | $00 C 7$ | \$FF |
|  | 0 | \$31 |
| ignor | \$20 | \$5E |
| PC ignore | \$2002 | \$20 |
| CCR O 1 0 0 0 |  |  |


| Action: LDX \$60 |  | B |
| :---: | :---: | :---: |
| at \$A2 ${ }^{\text {ab }}$ \$4B | \$0060 | \$20 |
| ix \$2000 | \$0061 | \$00 |
| Ir \$1000 | \$00c7 | \$FF |
| SP ignore | \$2000 | \$31 |
|  | \$2001 | \$5E |
| PC ignore | \$2002 | \$20 |
| CCR H\|O|O|O|c| |  |  |


| Action: LDAA \$C7 |  | c | Action: STAA \$2001 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| aA \$FF aB \$4B | \$00 | \$20 | aA \$FF aB \$4B | 0060 | \$20 |
| ix \$2000 | \$0061 | \$00 | ix ${ }^{\text {I }}$ \$2000 | \$0061 | \$00 |
| ir \$1000 | \$00C7 | \$FF | ir \$1000 | \$00C7 | \$FF ${ }^{\text {a }}$ |
| sp is | \$2000 | \$31 |  | \$2000 | \$31 |
|  | \$2001 | \$5E |  | \$2001 | \$FF |
| PC ignore | \$2002 | \$20 | PC ignore | \$2002 | \$20 |
|  |  |  |  |  |  |

- Indexed: instruction data is in memory at address specified relative to (offset from) a reference address that is stored in a CPU register
- reference address can be in iX, iУ, SP, or PC
- offsets are signed number $\rightarrow$ can offset forward or backward
- useful for accessing a list of data beginning (or ending) at the reference address
- Several varieties of indexed addressing in HC12 ASM
- we will only study Indexed-Immediate
- others covered in textbook and HO_3

block of memory


## Indexed-Immediate Addressing

- Indexed-Immediate
- reference address in iX, iY, SP, or PC
- offset address in operand
- just like Immediate address mode has data in operand
- Format: MNEMONIC offset,reference
- Example: LDX \#\$6017

LDAA \$05,X $\{\operatorname{acc} A \leqslant<\$ B 5+<i X \gg\}$

- accA loaded with value in memory at addr ( $\$ 65+$ value in $i X)$
- note: value at index, <<iX>>, is irrelevant - unless instr. was LDAA $\$ 00, X$
ex: addr.
6015
6016
6017
6018
6019
601A
601B
601C
601D
601 E
- Example
- LDY \#\$5000
- ADDA \$4C, Y
$A \leftarrow A+M$,
$M=\langle \$ 4 C+\langle i Y \gg$
$M=\$ 504 C$
$A \leftarrow \$ 21+\$ 1 A$
$A \leftarrow \$ 3 B$
- Example (same memory as above)

1) LDY \#\$5000
1
2) $A D D A \quad 0, Y$
3) INY
4) $A D D A \quad \$ 0, y$

- can add a series of numbers like this
- reload $Y$ to move to another set

INITIAL

|  |
| :--- |
| $\operatorname{accA}$ |
| $\operatorname{acc} \mathbf{\$ 2 1}$ |
| $\mathbf{\$ 8 0}$ | | 28 |
| :--- | addr.

5000
5001
5002
5003

| 50 |
| :---: |
| $\frac{A R}{1 A}$ |
| $\frac{1 A}{04}$ |
| 5 E |

memory block

FINAL

| B3 |
| :---: |
| 28 |
| 52 |
| 00 |



| $\ldots 0$ | 504 A |
| :---: | :---: |
| 50 | 504 B |
| 4 AB | 504 C |
| 1 A | 504 |
| 04 | 504 D |
| 5 E | 504 E |

memory block

Instruction Register Chart

| Action: Initial Value |  | (A) | Action: LDX \$3011 |  |  | $\begin{aligned} & \text { Add B to A } \\ & \text { A2 } \\ & +4 B \\ & =E D \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| aA \$A2 ${ }^{\text {a }}$ \$01 | \$00FO | \$2C |  | \$00FO | \$2C |  |
| ix $\$ 2100$ |  | $\ldots$ | ix \$3000 |  |  |  |
| ir \$1000 | $\begin{aligned} & \$ 3011 \\ & \$ 3012 \end{aligned}$ | \$31 | $\text { is } \$ 1000$ | \$3011 | \$31 |  |
| sp ign |  |  |  | \$3012 | \$00 |  |
|  |  |  | sp ignore |  |  |  |
| PC ignore | \$301A | \$20 | PC ignore | \$301A | \$20 |  |
| CCR$H$ I V $C$ | \$3109 | \$BE |  | \$3109 | \$BE |  |
|  |  |  |  |  |  |  |
| Action: ORAB \#\$FO |  | (c) | Action: STAB \$09, X (D) |  |  | which is right? |
| $\mathrm{aA} \$ A 2 \mathrm{aB} \$ F 1$ | \$00FO | \$2C | aA \$A2 ${ }^{\text {a }}$ \$ \$F1 | \$00FO | \$2C | $a A+09 \rightarrow i X$ |
| 1x \$3100 | \$3011 | \$31 | ix \$3100 |  |  | $a B+09 \rightarrow i X$ |
| ir \$1000 |  |  | 19 \$1000 | \$3011 | $\begin{aligned} & \$ 31 \\ & \$ 00 \\ & \hline 0 \end{aligned}$ | $a B \rightarrow \$ 3011+\$ 09$ |
| SP ignore | \$3012 | \$00 | sp ignore |  |  | $\begin{aligned} & a B \rightarrow \$ 3100+\$ 09 \\ & a B \rightarrow \$ 3100+<\$ 09> \end{aligned}$ |
| PC ignore | \$301A | \$20 | PC ignore | \$3012 |  |  |
| PC ignore |  |  |  | $\begin{aligned} & \$ 301 \mathrm{~A} \\ & \$ 3109 \end{aligned}$ | $\$ 20$ |  |
| CCR$H$ N V C | \$3109 | \$BE |  |  |  |  |

- Directive: command to compiler; makes coding easier
- HC12 ASM Directives (see HO_3)

EQU equates symbol with numeric valve -use to define memory location or constant -assembler replaces label with correct \# value EX: LIST EQU \$5B defines variable ' $L I S T^{\prime}=\$ 5 B$

ORG origin: set memory addr. of instructions/data that follow
 -all programs must specify their ORG

EX: TOP ORG $\$ 6000$ sets program origin at \$6000

END set end of program -any ASM instructions following END are ignored - can have directives after END

## HC12 Compiler Directives

- Directive: command to compiler
- HC12 ASM Directives (see HO_3)

FCB form constant byte
-reserves block of memory \& initiates contents of reserved block

EX: ABC FCB \$11,\$12,\$13
reserves 3 bytes $w /$ valves $\$ 11, \$ 12 \& \$ 13$ at addr. assigned to label ABC

FDB form double-byte
-same as FCB but 2 bytes per operand
FCC form constant character

## Assembly Code


-stores ASCII code for alphanumeric characters enclosed in " "symbols
EX: NAME FCC "MIKE"
stores 4 ASCII bytes for MIKE
RMB reserve block of memory
EX: TEMP RMB $\$ 10$
reserves 16 (\$10) bytes starting at addr. assigned to label TEMP

Assembly Process: The process of converting ASM code into executable machine code.

## - Input

- .ASM (text file)
- Outputs
- .LST
- compiled code
- program addresses \& op-codes
- . S19 record
- HEX file that can be uploaded to $\mu \mathrm{C}$ to store program to memory
- Testing paths
- Simulator
- Test on hardware

MICHIGAN

| . Lst |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |



## Assembly Process Example

Assembly Code
; ECE331 Example of SET/CLR Bit and Branch Instructions

| label $^{1}$ | mnemonic $^{2}$ <br> directive | operand |
| :--- | :--- | :--- | :--- | :--- | :--- |

Machine Code Upload Record (.S19 file)
S0030000FC
S11340008600CE60000EE4010B0CE4030DE40CE624
S1084010E44220F13F31
S10C6000EEDCDOF480005522AA64
S9030000FC
Notes
YELLOW HIGHLIGHTS show memory addresses
GREEN HIGHLIGHTS show data for data memory
BLUE HIGHLIGHTS show ASM program opcodes.
to be stored in program memory

Assembled Code (.LST file)
.S19 machine code record, binary S1134000CE1000F644008600810A2706EB00084221 S108401020F67B440002 S9030000FC

