




- *Programmer's Model* = model of μC useful to view hardware during execution of software instructions
- Recall: General Microcontroller/Computer Architecture
 - note: **Control Unit** & **Register File**



- *Programmer's Model* = model of μC useful to view hardware during execution of software instructions
- focus on **Register File** & **Control Unit** of a specific controller
- will be different for each different brand/model of controller




- Register File
 - store data in/out of memory or ALU
 - **Accumulators**: 2 @ 8-bit OR 1 @ 16-bit
 - general purpose storage
 - **Index Registers**: 2 @ 16-bit
 - general purpose or in indexed addressing
- Control Unit
 - **Instruction Register (IR)**
 - holds current instruction, multi-byte
 - **Program Counter (PC)**
 - holds address of next instruction, 16-bit
 - **Stack Pointer (SP)**
 - holds address of stack (special block of memory), 16-bit
 - **Condition Code Register (CCR)**
 - holds "flag" values generated by last instruction executed, 8-bit
 - known as Status Register in other controllers



Condition Code Register

- CCR = register 8 of individually functioning bits
 - AKA: Flags Register, Status Register



- ALU Status Flags: each condition tested after each instr. exec.
 - **C: Carry Flag**
 - = 1 if *carry* (addition) or *borrow* (subtraction) occurs in instr. exec.
 - **V: Overflow Flag**
 - = 1 if 2's complement overflow occurs in instr. exec.
 - **Z: Zero Flag**: =1 if ALU result = 0
 - **N: Negative Flag**: =1 if MSU of ALU result is 1 (i.e., negative in S2C)
 - **H: Half-Carry Flag**: =1 if carry from lower nibble (nibble = $\frac{1}{2}$ byte = 4 bits)

$$2C_Overflow = \overline{A_{n-1}} \cdot \overline{B_{n-1}} \cdot S_{n-1} + A_{n-1} \cdot B_{n-1} \cdot \overline{S_{n-1}}$$

• Instructions & resulting CCR flag status

- 8-bit addition (hexadecimal)

• B7 + 4A

- assign each problem to group of students to evaluate as TPS exercise
- write answers (C=, V=, etc) on board before next slide

• 07 + F9

• B6 + 9A

• Instructions & resulting CCR flag status

- 8-bit addition

• B7 + 4A

A)
$$\begin{array}{r} \overset{\text{half-carry}}{\text{1}} \text{1011 0111} \\ + 0100 1010 \\ \hline \text{10000 0001} \\ \text{carry-out} \end{array} \quad C = \underline{1} \quad V = \underline{0} \quad Z = \underline{0} \quad N = \underline{0} \quad H = \underline{1}$$

• 07 + F9

B)
$$\begin{array}{r} \text{0000 0111} \\ + 1111 1001 \\ \hline \text{10000 0000} \end{array} \quad C = \underline{1} \quad V = \underline{0} \quad Z = \underline{1} \quad N = \underline{0} \quad H = \underline{1}$$

• B6 + 9A

C)
$$\begin{array}{r} \text{1011 0110} \\ + 1001 1010 \\ \hline \text{10101 0000} \end{array} \quad C = \underline{1} \quad V = \underline{1} \quad Z = \underline{0} \quad N = \underline{0} \quad H = \underline{1}$$

Negative + Negative = Positive? \Rightarrow ^{2⁵ Comp} Overflow!

V (2C overflow) is ALWAYS checked, even if value is not in S2C

- Instructions & resulting CCR flag status
 - 8-bit subtraction (hexadecimal)

• 00 - 17

$$\begin{array}{r}
 \$00 \\
 - \$17 \\
 \hline
 \end{array}
 \rightarrow
 \begin{array}{r}
 0000\ 0000 \\
 - 0001\ 0111 \\
 \hline
 \end{array}
 \rightarrow
 \begin{array}{r}
 0000\ 0000 \\
 + 1110\ 1001 \\
 \hline
 01110\ 1001 = -0001\ 0111 \\
 = -\$17
 \end{array}$$

means Hex

Carry_out = 0, but "borrow" must occur to evaluate \$00 - \$17

C = 1 V = 0 Z = 0 N = 1 H = 0

• Carry Flag (C) Rules

- * if A + B (addition), then C = carry_out (Cout)
- * if A - B (subtraction), then C = $\overline{\text{Cout}}$ (not_Cout, inverse)
 - if A > B, no borrow is needed → C = 0
 - if A < B, borrow needed → C = 1

CCR Example: Carry Flag & Subtraction

- Evaluate: -4 - (-3)
 - operation is A - B (subt.) → C = $\overline{\text{Cout}}$
 - A < B → borrow will be needed → C should be 1

$$\begin{array}{r}
 -4 \\
 - (-3) \\
 \hline
 \end{array}
 \rightarrow
 \begin{array}{r}
 -4 \\
 +3 \\
 \hline
 \end{array}
 \rightarrow
 \begin{array}{r}
 4^* \\
 +3 \\
 \hline
 \end{array}
 \rightarrow
 \begin{array}{r}
 (0100)^* \\
 + 0011 \\
 \hline
 1100 \\
 0011 \\
 \hline
 01111 \\
 C = \overline{\text{Cout}}
 \end{array}
 = -(1111)^* = -1$$

C = 1 V = 0 Z = 0 N = 1 H = 0

Note: in S2C form, the more negative a number is, the "smaller" it is
 EX: -4 = 1100 is smaller than -3 (= 1101)

Thus, you can compare A < or > B in normal/decimal or S2C notation

- **Assembly (ASM) language:** programming in the smallest unit of machine (μC , μP) action

- Example ASM program code



```
.ASM code file, text
; Loop example for Ch. 3 notes by A.Mason, Mar 09
; Sums 10 values from memory and store result in SUM.
; assumes 10 values to sum are stored at $1000
; assumes prior sum stored at SUM
        ORG     $4000
        LDX     #$1000 ;set x to fist memory address
        LDAB    SUM     ;load staring sum into accB
        LDAA    #$00     ;initialize counter to 0
CHECK   CMPA    #$0A     ;?added all 10?
        BEQ     DONE     ; if yes, done
        ADDB    0,X      ; if no, add # to SUM
        INX     ;increment IX
        INCA    ;increment counter
        BRA     CHECK    ;repeat loop
DONE    STAB    SUM      ;store result
SUM     EQU     $4400
        END
```

- **ASM Instruction Format**

- LABEL INSTR_MNEMONIC OPERAND(S) COMMENT

- example:

```
CHECK   CMPA    #$0A     ;?added all 10?
```

- **ASM Instruction Format**

- LABEL INSTR_MNEMONIC OPERAND(S) COMMENT

- example: CHECK CMPA #\$0A ;?added all 10?

- **LABEL:** identifies location of a line of code
 - used by Assembler (compiler); not part of actual instructions
 - generally used for looping (jump, branch)
 - CHECK is branch location of later instruction (BRA CHECK)
- **MNEMONIC:** text code for each ASM instruction
 - translated by Assembler to a specific instr. "op-code"
 - op-code = hex machine code for each ASM instruction
 - CMPA is instruction to compare value in accA to operand value
- **OPERAND:** data/address used by ASM instruction
 - function of "addressing mode" (discussed later)
 - some instr. don't have operands
 - #\$0A is the value accA will be compared to

- \$ = HEX value
 - EX: \$12 = 18₁₀
- % = BIN value
 - EX: %10 = 2₁₀
- none = DEC value
 - EX: 12 = 12₁₀
- # denotes a data value (rather than an address)
 - EX: ADDA #\$A5, adds value \$A5 to accA
 - ADDA \$A5, adds value at address \$A5 to accA
 - illustration to clarify will come soon!
 - first need to make things even more complicated ☺


ASM Instructions & Program Assembly

- Example ASM program code

TOP ADDA #7 ;add accA + 7
 label instr. operand comment

- Program Assembly

- instr._mnemonics converted to HEX op-codes



- So... HEX values can represent

- instruction op-code bytes
- instruction data or operand bytes
- data/instruction address bytes
- and you need to be able to tell which which is which!

- Relationship between **Software** (instruction) and **Hardware**
 - Program Elements:
 - SOFTWARE: location of instr., action to perform, data to act on
 - HARDWARE: address, CPU control bits, data bits (or address of data)
- Relationship between **Program** and **Data** memory
 - all instructions are converted to hex and stored in memory
 - **Program Memory** = block of memory addresses allocated to program bytes
 - most instruction act on data and produce results stored in memory
 - **Data Memory** = block of memory addresses allocated to data bytes
- Relationship between **Address** and **Data** values
 - evaluate:


	block 1	block 2	block 3	Address
	4	5	6	Data within address

 - #1 + #2 = #3
 - #1 + 2 = #6
 - no "#" implies an address; value in block 2 is #5, so #1+#5=#6

68HC12 Expanded Programmer's Model

- CPU (ALU, Register File, Control Unit) and Memory
 - note separate memory allocated for Program and Data

68HC12 Expanded Programmer's Model



from concept to action...

- A. Write program to complete task
 - check syntax; test functionality (*Simulator*)
- B. Assemble program (*Assembler*)
 - ASM code → Machine code (op-codes and operands)
- C. Upload program to **program memory**
- D. Run program on *Microcontroller*
 - set PC to start of **program memory**
 1. fetch instruction to IR from **program memory**
 2. decode instruction: set ALU to perform instruction
 3. execute instruction: load/store to **data memory** & register file
 - advance PC to next instruction in **program memory**
 - repeat step 1 until commanded to stop

Instruction Execution Cycle

- 3 steps of instruction execution cycle
 - **Fetch**: Load instruction byte from program memory into IR
 - **Decode**: Translate op-code to control signals for ALU and Control Unit
 - **Execute**: Pass data through ALU to generate desired result

• Example

1. fetch bytes for LDAA #\$00
2. decode: set ALU to load value #\$00 into accA
3. execute: accA contains \$00
4. fetch bytes for CMPA #\$0A
5. decode: set ALU to compare accA with the value \$0A
6. execute: set C/V/N/Z flags (e.g., if accA were \$0A, Z→1)
7. etc...

CHECK	LDAA	#\$00	: initialize counter to 0
	CMPA	#\$0A	: ?added all 10?
	BEQ	DONE	: if yes, done
	ADDB	0,X	: if no, add # to SUM
	INX		: increment IX

- **Instruction Set:** the full set of functional instructions a $\mu C/\mu P$ can execute
 - varies with each family of controllers, but generally very similar
- Basic types of instructions (see HO_3)
 - **Data Transfer/Manipulation**
 - move data to/from memory; shift/rotate; etc.
 - **Arithmetic**
 - add; subtract; increment; decrement; etc.
 - **Logic & Bit Operations**
 - Boolean logic; condition flag clears; etc.
 - **Data Test**
 - compare/test data & set CCR flags (test for conditional branches)
 - **Branch**
 - jump out of program sequence; if-then-else operations
 - **Function Call (Subroutine)**
 - start/end subroutines; adjust PC

} covered later
in class

Reading HO_3

- Information in HO_3 instruction tables
 - mnemonic
 - description of function
 - operation in terms of programmer's model elements
 - CCR flag affects

Data Transfer/Manipulation

Table A. Load instructions put data into CPU memory (e.g. Register File)


Mnemonic	Function	Operation	C	V	Z	N
LDAA	Load accumulator A	$A \leftarrow M$	--	0	Δ	Δ
LDAB	Load accumulator B	$B \leftarrow M$	--	0	Δ	Δ
LDD	Load accumulator D	$A \leftarrow M, B \leftarrow M+1$	--	0	Δ	Δ
LDX	Load index register X	$X \leftarrow M:M+1$	--	0	Δ	Δ
LDY	Load index register Y	$Y \leftarrow M:M+1$	--	0	Δ	Δ
LDS	Load stack pointer (SP)	$SP \leftarrow M:M+1$	--	0	Δ	Δ

Memory address (M) defined by instruction operand

all these instructions **CLEAR** 'V' (make 0) and **CHANGE** 'Z' and 'N' based on ALU result


• Accumulators

- accA is MSBy of accD; accB is LSBy of accD



• Memory operations

- instructions refer to only one 8-bit memory address
 - where does 2nd byte come from for 16-bit instructions (e.g., LDX)
- defined/reference memory address (M) → MSBy; M+1 → LSBy



Quick Review: HC12 Instructions

Data Transfer/Manipulation

Table B. Store instructions put data (from CPU) into memory


Mnemonic	Function	Operation	C	V	Z	N
STAA	Store accumulator A	A → M	--	0	Δ	Δ
STAB	Store accumulator B	B → M	--	0	Δ	Δ
STD	Store accumulator D	A → M, B → M+1	--	0	Δ	Δ
STX	Store index register X	X → M:M+1	--	0	Δ	Δ
STY	Store index register Y	Y → M:M+1	--	0	Δ	Δ
STS	Store stack pointer (SP)	SP → M:M+1	--	0	Δ	Δ

You don't have to memorize these. Instruction tables will always be available to you. Even on exams!

Table C. Move/transfer instructions copy data to a memory/register

Mnemonic	Function	Operation	C	V	Z	N
TAB	Transfer acc. A to acc. B	B ← A	--	0	Δ	Δ
TBA	Transfer acc. B to acc. A	A ← B	--	0	Δ	Δ
TAP	Transfer acc. A to CCR	CCR ← A	Δ	Δ	Δ	Δ
TPA	Transfer CCR to acc.A	A ← CCR	--	--	--	--
MOVB	Mem to Mem: move byte	(M) ₁ → (M) ₂	--	--	--	--
MOVW	Mem to Mem: move Word	(M:M+1) ₁ → (M:M+1) ₂	--	--	--	--

which is which?



Shift/rotate instructions

- Logic shift: input = 0, output to carry_out
- Arithmetic shift: shift right puts copy of MSB into MSB
- Rotate: input rolls from output (carry_out included)

- Arithmetic
 - Addition: adds Register with Memory (or Register), stores in Register
 - note: $A \leftarrow A+B$, but no $B \leftarrow A+B$
 - Subtraction: subtr. Register with Memory (or Register), stores in Register
 - Decrement: subtr. 1 from value in (M, A, B, SP, X or Y)
 - Increment: add 1 to value in (M, A, B, SP, X or Y)
- Logic
 - AND, OR, XOR, Complement (invert)
 - 2's complement = $\$00 - A$ (or B); additive inverse, same as $A'+1$
- Bit Operations
 - Clear CCR flags: C, I, V
 - Bit Test; AND's A (or B) with Memory: application unknown to me ☺
 - Bit Set/Clear
 - clears (make 0) or sets (make 1) individual bits of a byte
 - can affect 1 or multiple bits
 - very useful for defining individual bits of an I/O port
 - requires a "mask" byte

Masking Concept

- Bit set/clear instructions (BSET, BCLR) [as well as some others we'll learn later] use *mask bytes*.
 - Mask byte defines which bits of a byte will be affected by instr.
 - other bits will not be changed

Instruction format

- mnemonic mem_addr mask
BSET/BCLR addr of data bits to set/clr

***only operates on Memory; not on CPU registers or operands**

- if mask bit = 1 → change
- if mask bit = 0 → don't change

Examples:

EX \$4E 10100101
addr data

ASM instruction
 BSET \$4E %11110000 → \$4E 11110101
set to '1' no change

BCLR \$4E %00110011 → \$4E 10000100
set to '0' = clear

because masking is bit-wise operation, mask bytes often specified in binary

- Determine memory value after each instruction

set/clear all bits that are '1' in the mask operand

- BSET \$9D %10101010

- value in \$9D is \$AD = %1010 1101
- bset → \$AF

```
data: 1010 1101
mask: 1010 1010
bset-> 1010 1111
      red=set, blue=pass
```

- BSET \$67B3 %11100111

- value in \$67B3 is \$00
- bset → \$E7

```
data: 0000 0000
mask: 1110 0111
bset-> 1110 0111
```

- BCLR \$009E %10000001

- value in \$009E is \$E2
- bclr → \$62

```
data: 1110 0010
mask: 1000 0001
bclr-> 0110 0010
      red=clr, blue=pass
```

- BCLR \$009C \$9C

- value in \$9C is \$9C
- mask also \$9C = %1001 1100
- bclr → \$00

```
data: 1001 1100
mask: 1001 1100
bclr-> 0000 0000
```

INITIAL
addr. value

\$009C	\$9C
\$009D	\$AD
\$009E	\$E2

\$67B2	\$FF
\$67B3	\$00

FINAL
addr. value

\$009C	\$00
\$009D	\$AF
\$009E	\$62

\$67B2	\$FF
\$67B3	\$E7

Quick Review: HC12 Instructions

Data Test Instructions

- Compare Data

Compare: C=Δ, V=Δ, Z=Δ, N=Δ

- compare 2 values by subtracting them
- CCR flags will show <, >, or =
 - N will show which was greater

EX: CBA → Compare A=\$5D to B=\$37

→ A - B → \$5D - \$37

→ N = 0 → A > B (subtraction not negative)

- Z will show if they were equal

- Test Data

Test: C=0, V=0, Z=Δ, N=Δ

- subtracts \$00
- CCR flags show if value in tested memory/register is negative (N) or zero (Z)

- 68HC12 has six (6) addressing modes
 - addressing modes define how data is associated with an instruction
 - **Inherent**: instruction requires no data form outside the CPU
 - EX: `ABA` { $A \leftarrow A+B$ } or `INX` {increment iX by 1}
 - inherent instructions have no operands
 - all needed data within CPU registers
 - **Immediate**: data value is in operand (not in memory)
 - easily identified by having a # in the operand
 - EX: `LDAA #$F3` {put $\$F3$ into $accA$ } or `ANDA #$2C`
 - **Extended**: data for instruction is in memory
 - 2-byte operand specifies memory address
 - EX: `LDAB $20B4` {put value in $\$20B4$ into $accB$; $B \leftarrow \langle \$20B4 \rangle$ }
 - **Direct**: data for instruction is in memory with 1-byte address
 - special case of Extended
 - used for addresses $\$0000 - \$00FF$ (256 bytes), where MSBy is $\$00$
 - saves program bytes and execution time; eliminates 1 operand value
 - addresses $\$00-\FF largely used by configuration registers (control I/O functions)
 - EX: `ADDA $E3` { $A \leftarrow A+\langle \$00E3 \rangle$ }

remaining 2 modes
are more
complicated and will
be covered later

$\langle \dots \rangle$ notation means the
value at this mem. addr.

Identify the address mode for each of the following instructions

- **Inherent**, **Immediate**, **Direct**, **Extended**

- | | |
|----------------|-----------|
| - LDAB #\$4F | Immediate |
| - STAA \$8D2C | Extended |
| - ABA | Inherent |
| - LDX #\$8D2C | Immediate |
| - STY \$8D2C | Extended |
| - INCB | Inherent |
| - ANDA \$C6 | Direct |
| - TAB | Inherent |
| - LSL \$F0 | Direct |
| - SUBD \$8D2C | Extended |
| - ADDD #\$0750 | Immediate |

Quiz 1 Topics

ECE
331

- Following topics should be studied for Quiz 1
 - ECE230 review
 - base conversion
 - S2C form and conversions
 - Boolean logic; DeMorgan's rules
 - flip-flop/register operation
 - Microcontroller architecture; structure & name/function of blocks
 - 68HC12 programmers model
 - CCR bits; setting after hexadecimal math
 - 68HC12 instruction format & execution cycle
 - masking concept: BSET/BCLR instructions
 - 68HC12 address modes: the simple ones (INH, IMM, DIR, EXT)

Instruction Register Chart

ECE
331

Action: **Initial Values** (A)

aA	\$A2	aB	\$4B	\$0060	\$20
IX	\$2100			\$0061	\$00
IY	\$1000			\$00C7	\$FF
SP	ignore			\$2000	\$31
PC	ignore			\$2001	\$5E
				\$2002	\$20
CCR	H	N	Z	V	C

address value

Action: **ABA** (B)

aA	\$ED	aB	\$4B	\$0060	\$20
IX	\$2100			\$0061	\$00
IY	\$1000			\$00C7	\$FF
SP	ignore			\$2000	\$31
PC	ignore			\$2001	\$5E
				\$2002	\$20
CCR	H	N	Z	V	C

address value

Inherent
Add B to A

$$\begin{array}{r} A2 \\ +4B \\ \hline =ED \end{array}$$

Action: **Initial Values** (A)

aA	\$A2	aB	\$4B	\$0060	\$20
IX	\$2100			\$0061	\$00
IY	\$1000			\$00C7	\$FF
SP	ignore			\$2000	\$31
PC	ignore			\$2001	\$5E
				\$2002	\$20
CCR	H	N	Z	V	C

address value

Action: **INCB** (B)

aA	\$A2	aB	\$4C	\$0060	\$20
IX	\$2100			\$0061	\$00
IY	\$1000			\$00C7	\$FF
SP	ignore			\$2000	\$31
PC	ignore			\$2001	\$5E
				\$2002	\$20
CCR	H	N	Z	V	C

address value

Inherent
Increment B
(B ← B+1)

Instruction Register Chart

ECE
331

Action: **Initial Values** (A)

aA	\$A2	aB	\$4B	\$0060	\$20
IX	\$2100	\$0061	\$00	\$0067	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$5E
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	H	N	Z	V	C

address value

Action: **ANDA #\$4C** (B)

aA	\$00	aB	\$4B	\$0060	\$20
IX	\$2100	\$0061	\$00	\$0067	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$5E
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	H	N	Z	V	C

address value

Immediate

AND aA w/ M
(A2)(4C)
A2 = 1010 0010
4C = 0100 1101
0000 0000

Action: **Initial Values** (A)

aA	\$A2	aB	\$4B	\$0060	\$20
IX	\$2100	\$0061	\$00	\$0067	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$5E
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	H	N	Z	V	C

address value

Action: **LDX #\$8000** (B)

aA	\$A2	aB	\$4B	\$0060	\$20
IX	\$8000	\$0061	\$00	\$0067	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$5E
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	H	N	Z	V	C

address value

Action: **ABX** Add B to iX (C)

aA	\$A2	aB	\$4B	\$0060	\$20
IX	\$804B	\$0061	\$00	\$0067	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$5E
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	H	N	Z	V	C

address value

Instruction Register Chart

ECE
331

Action: **Initial Values** (A)

aA	\$A2	aB	\$4B	\$0060	\$20
IX	\$2100	\$0061	\$00	\$0067	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$5E
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	H	N	Z	V	C

address value

Action: **LDX \$60** (B)

aA	\$A2	aB	\$4B	\$0060	\$20
IX	\$2000	\$0061	\$00	\$0067	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$5E
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	H	N	Z	V	C

address value

Direct

Load iX from M (60)

Action: **LDA \$C7** (C)

aA	\$FF	aB	\$4B	\$0060	\$20
IX	\$2000	\$0061	\$00	\$0067	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$5E
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	H	N	Z	V	C

address value

Action: **STAA \$2001** (D)

aA	\$FF	aB	\$4B	\$0060	\$20
IX	\$2000	\$0061	\$00	\$0067	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$FF
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	H	N	Z	V	C

address value

Extended

Instruction Register Chart: CCR Flags

ECE
331

Action: **ABA** (B)

aA	\$ED	aB	\$4B	\$0060	\$20
IX	\$2100	\$0061	\$00	\$00C7	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$5E
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	0 1 0 0 0				

address value

Action: **INCB** (B)

aA	\$A2	aB	\$4C	\$0060	\$20
IX	\$2100	\$0061	\$00	\$00C7	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$5E
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	H 0 0 X C				

address value

Action: **ANDA #\$4C** (B)

aA	\$00	aB	\$4B	\$0060	\$20
IX	\$2100	\$0061	\$00	\$00C7	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$5E
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	H 0 1 0 C				

address value

Action: **LDX #\$8000** (B)

aA	\$A2	aB	\$4B	\$0060	\$20
IX	\$8000	\$0061	\$00	\$00C7	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$5E
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	H 1 0 0 C				

address value

S Instruction Execution p.33

Instruction Register Chart: CCR Flags

ECE
331

Action: **ABX** Add B to iX (C)

aA	\$A2	aB	\$4B	\$0060	\$20
IX	\$8048	\$0061	\$00	\$00C7	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$5E
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	0 1 0 0 0				

address value

Action: **LDX \$60** (B)

aA	\$A2	aB	\$4B	\$0060	\$20
IX	\$2000	\$0061	\$00	\$00C7	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$5E
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	H 0 0 0 C				

address value

Action: **LDA \$C7** (C)

aA	\$FF	aB	\$4B	\$0060	\$20
IX	\$2000	\$0061	\$00	\$00C7	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$5E
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	H 1 0 0 C				

address value


Action: **STAA \$2001** (D)

aA	\$FF	aB	\$4B	\$0060	\$20
IX	\$2000	\$0061	\$00	\$00C7	\$FF
IY	\$1000	\$2000	\$31	\$2001	\$FF
SP	ignore	\$2002	\$20		
PC	ignore				
CCR	H 1 0 0 C				

address value

S Instruction Execution p.34


- Indexed: instruction data is in memory at address specified relative to (**offset** from) a **reference** address that is stored in a CPU register
 - **reference** address can be in **iX**, **iY**, **SP**, or **PC**
 - **offsets** are signed number → can offset forward or backward
 - useful for accessing a list of data beginning (or ending) at the **reference** address
- Several varieties of indexed addressing in HC12 ASM
 - we will only study **Indexed-Immediate**
 - others covered in textbook and HO_3



- Indexed-Immediate
 - **reference** address in **iX**, **iY**, **SP**, or **PC**
 - **offset** address in operand
 - just like Immediate address mode has data in operand
- Format: **MNEMONIC** **offset**, **reference**
- Example: **LDX #\$6017**

LDAA \$05,X {accA ← <\$B5+<iX>>}

- accA loaded with value in memory at addr (\$65 + value in iX)
- note: value at index, <iX>, is irrelevant
 - unless instr. was LDAA \$00,X




Indexed Immediate Addressing

ECE
331

• Example

- LDY #5000
- ADDA \$4C,Y


$A \leftarrow A + M,$
 $M = \langle \$4C + \langle iY \rangle \rangle$
 $M = \$504C$
 $A \leftarrow \$21 + \$1A$
 $A \leftarrow \$3B$



• Example (same memory as above)


- LDY #5000
- ADDA 0,Y
- INY
- ADDA \$0,Y

- can add a series of numbers like this
- reload Y to move to another set



Instruction Register Chart

ECE
331



- Directive: command to compiler; makes coding easier
- HC12 ASM Directives (see HO_3)

EQU equates symbol with numeric value

- use to define memory location or constant
- assembler replaces label with correct # value

EX: LIST EQU \$5B
defines variable 'LIST' = \$5B

ORG origin: set memory addr. of instructions/data that follow

- all programs must specify their ORG

EX: TOP ORG \$6000
sets program origin at \$6000

END set end of program

- any ASM instructions following END are ignored
- can have directives after END

```
.ASM code file, text
; Loop example for Ch. 3 notes by A.Mason, Mar 09
; Sums 10 values from memory and store result in SUM.
; assumes 10 values to sum are stored at $1000
; assumes prior sum stored at SUM
    ORG    $4000
    LDX    #51000 ;set x to first memory address
    LDAB   SUM    ;load starting sum into accB
    LDAA   #500   ;initialize counter to 0
CHECK  CMPA   #50A ; ?added all 10?
       BEQ   DONE ; if yes, done
       ADDB  0,X  ; if no, add # to SUM
       INX   ;increment IX
       INCA  ;increment counter
       BRA   CHECK ;repeat loop
DONE   STAB  SUM  ;store result
SUM    EQU   $4400
      END
```

- Directive: command to compiler
- HC12 ASM Directives (see HO_3)

FCB form constant byte

- reserves block of memory & initiates contents of reserved block

EX: ABC FCB \$11, \$12, \$13
reserves 3 bytes w/ values \$11, \$12 & \$13 at addr. assigned to label ABC

FDB form double-byte

- same as FCB but 2 bytes per operand

FCC form constant character

- stores ASCII code for alphanumeric characters enclosed in " " symbols

EX: NAME FCC "MIKE"
stores 4 ASCII bytes for MIKE

RMB reserve block of memory

EX: TEMP RMB \$10
reserves 16 (\$10) bytes starting at addr. assigned to label TEMP

Assembly Code

; ECE331 Example of SET/CLR Bit and Branch Ins

label ¹	mnemonic ² directive ¹	operand ³
; main program		
	ORG	\$4000
	LDAA	#00
	LDX	#DATA
TOP	BRSET	A,X,\$01,ODD
	BSET	A,X,%00000011
	BCLR	A,X,%00001100
	LDAB	A,X
	INCA	
	BRA	TOP
ODD	SWI	
; data storage		
DATA	ORG	\$6000
	FCB	\$EE, \$DC, \$D0, \$F4
	FCB	\$80, \$00, \$55, \$22
	FCB	\$AA
	END	

