

HC12/S12 Programmer's Model

- Register File
 - store data in/out of memory or ALU
 - Accumulators: 2 @ 8-bit OR 1 @ 16-bit
 - general purpose storage
 - Index Registers: 2 @ 16-bit
 - general purpose or in indexed addressing
- Control Unit
 - Instruction Register (IR)
 - holds current instruction, multi-byte

- Condition Code Register (CCR)

- Program Counter (PC)
 - holds address of next instruction, 16-bit

known as Status Register in other controllers


holds address of stack (special block of memory), 16-bit

holds "flag" values generated by last instruction executed, 8-bit

© 2013, Professor A. Mason


- Stack Pointer (SP)

🐔 MICHIGAN STATE UNIVERSITY



AMS Instruction Execution p.3


ECE **Condition Code Register** 331 CCR = register 8 of individually functioning bits - AKA: Flags Register, Status Register SXHINZVC CCR Stop Disable Carry/Borrow BLACK = set by ALU **External Interrupt Mask** Overflow GRAY = other; covered later Half Carry Zero Interrupt Mask Negative • ALU Status Flags: each condition tested after each instr. exec. - C: Carry Flag • = 1 if *carry* (addition) or *borrow* (subtraction) occurs in instr. exec. - V: Overflow Flag $2C _Overflow = A_{n-1} \cdot B_{n-1} \cdot S_{n-1} + A_{n-1} \cdot B_{n-1} \cdot S_{n-1}$ = 1 if 2's complement overflow occurs in instr. exec. - Z: Zero Flag: =1 if ALU result = 0 - N: Negative Flag: =1 if MSU of ALU result is 1 (i.e., negative in S2C) - H: Half-Carry Flag: =1 if carry from lower nibble (nibble = $\frac{1}{2}$ byte =4 bits)




🐔 MICHIGAN STATE UNIVERSITY


© 2013, Professor A. Mason

AMS Instruction Execution p.5





🐔 MICHIGAN STATE UNIVERSITY



HC12/S12 Assembler Notation

- •\$ = HEX value
 - EX: \$12 = 18₁₀
- % = BIN value
 - EX: %10 = 2₁₀
- none = DEC value
 - EX: 12 = 12₁₀
- # denotes a data value (rather than an address)
 - EX: ADDA #\$A5, adds value \$A5 to accA ADDA \$A5, adds value at address \$A5 to accA
 - illustration to clarify will come soon!
 - \cdot first need to make things even more complicated $\, \odot \,$

🐔 MICHIGAN STATE UNIVERSITY


ECE **ASM Instructions & Program Assembly** 331 • Example ASM program code TOP ADDA #7 ; add accA+7 label instr. operand comment Program Assembly instr._mnemonics converted to HEX op-codes Machine Assembly Code ADDA #7 Assembler Code \$ 9807 Loperand Lostored in program Symbol tells assembler memory which addr. mode to use moemonice So... HEX values can represent - instruction op-code bytes instruction data or operand bytes - data/instruction address bytes - and you need to be able to tell which witch is which! 🐔 MICHIGAN STATE UNIVERSITY © 2013, Professor A. Mason AMS Instruction Execution p.12

© 2013, Professor A. Mason

ECE 331

AMS Instruction Execution p.11

Clear As Mud!



🐔 MICHIGAN STATE UNIVERSITY

Microcontroller Program Development

from concept to action...

- A. Write program to complete task
 - check syntax; test functionality (*Simulator*)
- B. Assemble program (Assembler)
 - ASM code \rightarrow Machine code (op-codes and operands)
- C. Upload program to program memory
- D. Run program on *Microcontroller*
 - set PC to start of program memory
 - 1. <u>fetch</u> instruction to IR from program memory
 - 2. decode instruction: set ALU to perform instruction
 - 3. execute instruction: load/store to data memory & register file

© 2013, Professor A. Mason

- advance PC to next instruction in program memory
- repeat step 1 until commanded to stop

K MICHIGAN STATE UNIVERSITY

Instruction Execution Cycle

- 3 steps of instruction execution cycle
 - Fetch: Load instruction byte from program memory into IR
 - Decode: Translate op-code to control signals for ALU and Control Unit
 - Execute: Pass data through ALU to generate desired result

• Example

- 1. fetch bytes for LDAA #\$00
- decode: set ALU to load value #\$00 into accA
- 3. execute: accA contains \$00
- 4. fetch bytes for CMPA #\$0A
- 5. decode: set ALU to compare accA with the value \$0A
- 6. execute: set C/V/N/Z flags (e.g., if accA were $(A, Z \rightarrow 1)$)
- 7. etc...

	LDAA	#\$00	initialize counter to 0
CHECK	CMPA	#\$0A	; ?added all 10?
	BEQ	DONE	; if yes, done
	ADDB	0,X	; if no, add # to SUM
	INX		;incrementIX




AMS Instruction Execution p.15

Instruction Cycle Example

<u>Code Executed:</u>

-LDAA \$3000 (load from \$3000)


- STAA \$2000 (store to \$2000)
- Explaining the instruction execution chart




🐔 MICHIGAN STATE UNIVERSITY

© 2013, Professor A. Mason

AMS Instruction Execution p.17



HC12 Instruction Set



Reading HO_3

 Information in HO 3 instruction tables - mnemonic - description of function operation in terms of programmer's model elements - CCR flag affects **Data Transfer/Manipulation** Table A. Load instructions put data into CPU memory (e.g. Register File) Mnemonic Function Operation CVZN LDAA Load accumulator A A ← M -- 0 Δ Δ LDAB Load accumulator B B ← M -- 0 Δ Δ LDD Load accumulator D $A \leftarrow M, B \leftarrow M+1$ 0 Δ Δ LDX Load index register X X ← M:M+1 0 Δ Δ LDY Y ← M:M+1 Load index register Y 0 $\Delta = \Delta$ LDS Load stack pointer (SP) $SP \leftarrow M:M+1$ 0 Δ Δ Memory address (M) defined by instruction operand

all these instructions CLEAR 'V' (make 0) and CHANGE 'Z' and 'N' based on ALU result


ECE

ECE

331


2-byte Operations

- Accumulators
 - accA is MSBy of accD; accB is LSBy of accD



Memory operations

- instructions refer to only one 8-bit memory address
 - where does 2nd byte come from for 16-bit instructions (e.g., LDX)
- defined/reference memory address (M) \rightarrow MSBy; M+1 \rightarrow LSBy



Quick Review: HC12 Instructions

Data Transfer/Manipulation

Table B. Store instructions put data (from CPU) into memory

Mnemonic	Function	Operation	С	v	Ζ	Ν
STAA	Store accumulator A	$A \rightarrow M$	-	0	Δ	Δ
STAB	Store accumulator B	$B \rightarrow M$		0	Δ	Δ
STD	Store accumulator D	$A \rightarrow M, B \rightarrow M+1$		0	Δ	Δ
STX	Store index register X	$X \rightarrow M:M+1$	1	0	Δ	Δ
STY	Store index register Y	$Y \rightarrow M:M+1$		0	Δ	Δ
STS	Store stack pointer (SP)	$SP \rightarrow M:M+1$	1	0	Δ	Δ

You don't have to memorize these. Instruction tables will always be available to you. Even on exams!


Table C. Move/transfer instructions copy data to a memory/register

Mnemonic	Function	Operation	С	V	Ζ	Ν
TAB	Transfer acc. A to acc. B	B←A	ł	0	Δ	Δ
TBA	Transfer acc. B to acc. A	A←B		0	Δ	Δ
TAP	Transfer acc. A to CCR	CCR ← A	Δ	Δ	Δ	Δ
TPA	Transfer CCR to acc.A	A ← CCR	I	1	ł	ł
MOVB	Mem to Mem: move byte	$(M)_1 \rightarrow (M)_2$	ł	ł	ł	1
MOVW	Mem to Mem: move Word	$(M:M+1)_1 \rightarrow (M:M+1)_2$	ł	ł	ł	1

Shift/rotate instructions

Logic shift: input = 0, output to carry_out Arithmetic shift: shift right puts copy of MSB into MSB Rotate: input rolls from output (carry_out included)

which is which?



ECE

331

ECE

331

Quick Review: HC12 Instructions

- Arithmetic
 - Addition: adds Register with Memory (or Register), stores in Register
 note: A ← A+B, but no B ← A+B
 - Subtraction: subtr. Register with Memory (or Register), stores in Register
 - Decrement: subtr. 1 from value in (M, A, B, SP, X or Y)
 - Increment: add 1 to value in (M, A, B, SP, X or Y)

• Logic

- AND, OR, XOR, Complement (invert)
- 2's complement = \$00 A (or B); additive inverse, same as A'+1
- Bit Operations
 - Clear CCR flags: C, I, V
 - Bit Test; AND's A (or B) with Memory: application unknown to me 😊
 - Bit Set/Clear
 - clears (make 0) or sets (make 1) individual bits of a byte
 - can affect 1 or multiple bits
 - very useful for defining individual bits of an I/O port
 - requires a "mask" byte

K MICHIGAN STATE UNIVERSITY

© 2013, Professor A. Mason

AMS Instruction Execution p.23


ECE

331

ECE

331

Masking Concept




S MICHIGAN STATE UNIVERSITY



Determine memory value aft		INITIAL addr. value
set/clear all bits that are '1' in th	ie mask operand	\$009C \$9C
-BSET \$9D %10101010	data: 1010 1101	\$009D \$AD
• value in \$9D is \$AD = %1010 1101	mask: 1010 1010	\$009E \$E2
• bset \rightarrow \$AF	bset-> 1010 1111 red=set, blue=pass	\$67B2 \$FF
-BSET \$67B3 %11100111	data: 0000 0000	\$67B3 \$00
• value in \$67B3 is \$00	mask: 1110 0111	
• bset → \$E7	bset-> 1110 0111	
- BCLR \$009E %10000001	data: 1110 0010	
• value in \$009E is \$E2	mask: 1000 0001	FINAL addr. value
• bclr → \$62	bclr-> 0110 0010	\$009C \$00
- BCLR \$009C \$9C	red=clr, blue=pass	\$009D \$AF
 value in \$9C is \$9C 	data: 1001 1100 mask: 1001 1100	\$009E \$62
• mask also \$9C = %1001 1100	mask: 1001 1100 bclr-> 0000 0000	
· bclr → \$00		\$67B2 \$FF \$67B3 \$E7
MICHIGAN STATE UNIVERSITY © 2013, Pro	fessor A. Mason AMS In	struction Execution p.
		struction Execution p.
Quick Review: HC12 Instru		
© 2013, Pro Quick Review: HC12 Instructions • Compare Data		H 3
Duick Review: HC12 Instructions	uctions Compare: C= ∆, V	H
Duick Review: HC12 Instru Data Test Instructions • Compare Data	uctions Compare: C= ∆, V	H
Duick Review: HC12 Instru Data Test Instructions • Compare Data • compare 2 values by subtracting	uctions Compare: C= ∆, V	H
Duick Review: HC12 Instructions Data Test Instructions • Compare Data – compare 2 values by subtracting – CCR flags will show <, >, or =	uctions Compare: C= ∆, Va g them	H
Data Test Instructions • Compare Data - compare 2 values by subtracting - CCR flags will show <, >, or = • N will show which was greater EX: CBA → Compare A=\$5D → A - B → \$5D - \$3	uctions Compare: $C = \Delta$, Vac to B=\$37	H
Duick Review: HC12 Instructions Data Test Instructions • Compare Data - compare 2 values by subtracting - CCR flags will show <, >, or = • N will show which was greater EX: CBA → Compare A=\$5D → A - B → \$5D - \$3	uctions Compare: $C = \Delta$, V g them to B=\$37	H
Data Test Instructions • Compare Data - compare 2 values by subtracting - CCR flags will show <, >, or = • N will show which was greater EX: CBA → Compare A=\$5D → A - B → \$5D - \$3	uctions Compare: $C = \Delta$, Vac to B=\$37	H
Puick Review: HC12 Instruc- Data Test Instructions • Compare Data • compare 2 values by subtracting • CCR flags will show <, >, or = • N will show which was greater EX: CBA \rightarrow Compare A=\$5D \rightarrow A - B \rightarrow \$5D - \$3 \rightarrow N = 0 \rightarrow A > B (su • Z will show if they were equal	uctions Compare: $C = \Delta$, V to B=\$37 7 Ibtraction not negative)	=Δ, Ζ=Δ, Ν=Δ
Data Review: HC12 Instructions Data Test Instructions • Compare Data - compare 2 values by subtracting - CCR flags will show <, >, or = • N will show which was greater EX: CBA → Compare A=\$5D → A - B → \$5D - \$33 → N = 0 → A > B (su • Z will show if they were equal	uctions Compare: $C = \Delta$, Vac to B=\$37	=Δ, Ζ=Δ, Ν=Δ
Puick Review: HC12 Instruc- Data Test Instructions • Compare Data • compare 2 values by subtracting • CCR flags will show <, >, or = • N will show which was greater EX: CBA \rightarrow Compare A=\$5D \rightarrow A - B \rightarrow \$5D - \$3 \rightarrow N = 0 \rightarrow A > B (su • Z will show if they were equal	uctions Compare: $C = \Delta$, V g them to B=\$37 7 Ibtraction not negative) Test: C= 0, V=	=Δ, Ζ=Δ, Ν=Δ





Immediate

Extended

Inherent

Immediate

Extended

Inherent

Inherent

Immediate

Direct

Direct Extended

- -LDAB #\$4F
- -STAA \$8D2C
- ABA
- -LDX #\$8D2C
- STY \$8D2C
- INCB
- ANDA \$C6
- TAB
- -LSL \$FO
- SUBD \$8D2C
- ADDD #\$0750

Quiz 1 Topics

• Following topics should be studied for Quiz 1

- ECE230 review
 - base conversion
 - S2C form and conversions
 - Boolean logic; DeMorgan's rules
 - flip-flop/register operation
- Microcontroller architecture; structure & name/function of blocks

ECE

331


AMS Instruction Execution p.29

- 68HC12 programmers model
- CCR bits; setting after hexadecimal math
- 68HC12 instruction format & execution cycle
- masking concept: BSET/BCLR instructions
- 68HC12 address modes: the simple ones (INH, IMM, DIR, EXT)


© 2013, Professor A. Mason

🐔 MICHIGAN STATE UNIVERSITY


ECE **Instruction Register Chart** 331 Inherent Action: _ Initial Values Action: ABA Α В Add B to A ^{aA} \$A2 ^{aB} \$4B \$0060 \$20 \$0060 \$20 aA SED aB S4B A2 +4B <u>\$0061</u> \$00 <u>\$0061</u> \$00 IX \$2100 IX \$2100 =ED \$00C7 \$FF 5 \$00C7 \$FF ₫ \$1000 IY \$1000 IY <u>\$2000</u> \$31 § <u>\$2000</u> \$31 § SP SP ignore ignore \$2001 \$5E \$2001 \$5E PC PC <u>\$2002</u> \$20 ignore \$2002 \$20 ignore CCR H N Z V CCR H N Z V Action: Initial Values Action: INCB Inherent Α В **Increment B** ^{aA} \$A2 ^{aB} \$4B \$0060 \$20 aA \$A2 aB \$4C \$0060 \$20 $(B \leftarrow B+1)$ \$0061 \$00 \$0061 \$00 IX \$2100 IX \$2100 \$00C7 \$FF \$00C7 \$FF IY \$1000 IY \$1000 \$2000 \$31 § **\$2000 \$**31 SP SP ignore ignore \$2001 \$5E \$2001 \$5E \$2002 \$20 PC ignore PC ignore \$2002 \$20 H N Z V CCR H N Z V С CCR С S Instruction Execution p.30



Instruction Register Chart



Instruction Register Chart: CCR Flags



Instruction Register Chart: CCR Flags


Action: ABX Add B to iX Action: LDX \$60 **c**) В \$0060 \$20 ^{aA} \$A2 ^{aB} \$4B \$0060 \$20 ^{aA} \$A2 ^{aB} \$4B <u>\$0061</u> \$00 <u>\$0061</u> \$00 IX \$2000 IX \$8048 \$00C7 \$FF \$00*C*7 \$FF ₫ \$1000 IY \$1000 IY \$2000 \$31 **ਤ** \$2000 \$31 SP SP ignore ignore \$2001 \$5E \$2001 \$5E PC PC <u>\$2002</u> \$20 ignore \$2002 \$20 ignore CCR 0 1 0 0 0 Action: LDAA \$C7 Action: STAA \$2001 C D aA **\$FF** aB **\$4B** \$0060 \$20 \$FF ^{aB} \$4B aA \$0060 \$20 \$0061 \$00 \$0061 \$00 IX IX \$2000 \$2000 \$00C7 \$FF \$00C7 \$FF IY \$1000 IY \$1000 \$2000 \$31 **3** <u>\$2000</u> \$31 3 SP SP ignore ignore \$2001 \$5E \$2001 \$FF \$2002 \$20 PC ignore PC ignore **\$2002 \$**20


ECE 331

ECE 331


S Instruction Execution p.34


Indexed Address Mode






Indexed Immediate Addressing






HC12 Compiler Directives



Assembly Process

Assembly Process: The process of converting ASM code into executable machine code.



Assembly Process Example

