





$$\begin{aligned}
 (a+b) \cdot (a+c) &= a+a \cdot b+a \cdot c+b \cdot c \\
 &= a \cdot (1+b)+a \cdot c+b \cdot c \\
 &= a \cdot (1+c)+b \cdot c \\
 &= a+b \cdot c
 \end{aligned}$$



ECE 331: NO ECE230 Review

Professor Andrew Mason
Michigan State University
Spring 2013



Opening Remarks

- Announcements
 - HW1 due next Mon
 - Labs begin in week 4
 - No class next-next Mon -MLK Day
 - ECE230 Review HO_0 posted on web
 - Anyone need a syllabus?
- Today's Objectives
 - Perform number base conversions for Dec, Hex, Bin
 - Identify value range as function of number of bits; identify out of range overflow for signed and unsigned binary numbers
 - Express numbers in signed 2's complement (S2C) form, perform 2's complement operation, and evaluate subtraction using S2C.
 - Identify value range in S2C and determine 2C overflow
 - Perform minimization of logic expressions using min/max terms, K-maps, and Boolean arithmetic

Questions?



Binary Addition

DEMO: using PC Calculator to check conversions & math

- only for *checking* answers!
- always show work in homework

Addition Examples

Decimal		Binary		Hex
7	7 → 0111	0111	0111 ₂ → 7 ₁₆	7
+4	4 → 0100	+0100	0100 ₂ → 4 ₁₆	+4
11 ₁₀		1011 ₂		B ₁₆

Decimal		Binary		Hex
7	7 → 0111	0111	0111 ₂ → 7 ₁₆	7
+9	9 → 1001	+1001	1001 ₂ → 9 ₁₆	+9
16 ₁₀		1)0000 ₂		10 ₁₆

Value Range

- n unsigned binary bits can only express values 0 to $2^n - 1$
 - n unsigned hex bit express values 0 to $16^n - 1$
- larger values generate "overflow" → carry_out bit



Binary Subtraction

- Microprocessors do not subtract, they only add!
- 2's Complement = 2C
 - $X - Y = X + (-Y) = X + [Y]^*$, where $[]^*$ means 2's complement
 - read extensive notes in HO_0a
- To subtract...
 - use numbers in signed 2's complement (S2C) form
 - use 2C operation to negate subtracted/negative values
 - then ADD

EX: Evaluate 5 - 3 using 4-bit S2C #'s

$$\begin{array}{r}
 5 \\
 -3 \\
 \hline
 ?
 \end{array}
 \rightarrow
 \begin{array}{r}
 0101 \\
 -0011 \\
 \hline
 1100
 \end{array}
 \xrightarrow{2C}
 \begin{array}{r}
 0101 \\
 1101 \\
 \hline
 10010
 \end{array}
 =
 \begin{array}{r}
 0101 \\
 1101 \\
 \hline
 10010
 \end{array}$$

value = 2
sign bit 0 = + (positive)
carry_out, ignore for subtraction



2's Complement Overflow

EX: Evaluate $-7 - 6$ using 4-bit S2C #'s

$$\begin{array}{r}
 -7 \rightarrow -0111 \xrightarrow{2c} 1001 \\
 -6 \rightarrow -0110 \xrightarrow{2c} +1010 \\
 \hline
 ? \qquad \qquad \qquad 10011
 \end{array}$$

value = 3
sign bit 0 = + (positive)
carry_out, ignore for subtraction

but does $-7 - 6 = 3$? No! should = -13

- -13 is out of range for 4-bit S2C #

- 2's Complement Overflow: when result of arithmetic is outside the value range of n-bit signed binary number
- Signed binary range: -2^{n-1} to $2^{n-1}-1$
- Detecting 2C Overflow: only overflow if sign of both numbers is same & is opposite sign of addition result

$$\text{Overflow} = \overline{A_{n-1}} \cdot \overline{B_{n-1}} \cdot S_{n-1} + A_{n-1} \cdot B_{n-1} \cdot \overline{S_{n-1}}$$



Arithmetic with 2C Overflow

EX: Evaluate using 3-bit S2C #'s, detect 2C overflow

$$\begin{array}{r}
 011 \\
 -101 \\
 \hline
 ?
 \end{array}
 \left| \begin{array}{l}
 3 \\
 -(-3) \\
 6 \\
 \text{DEC}
 \end{array} \right|
 \begin{array}{l}
 \rightarrow 011 \\
 \xrightarrow{2c} 010+1 \\
 \text{negative!}
 \end{array}
 = \begin{array}{r}
 011 \\
 110 \\
 \hline
 \rightarrow -001+1 = 010 \\
 = -2
 \end{array}$$

- 2C Overflow?
 - sign of both #'s (at addition) = 0
 - sign of result = 1 (opposite of 0)
 - 2C overflow!
- More examples in HO_0a



Bin/Hex Math Examples

EX: Evaluate using 4-bit S2C #'s, detect 2C overflow

$$\begin{array}{r}
 0110 \rightarrow 0110 \rightarrow 0110 \quad +6 \\
 -1110 \rightarrow 0[001+1] \quad +0010 \quad +2 \\
 \hline
 1000 \quad \underline{8} \leftarrow \text{no match} \\
 \hookrightarrow -[111+1] = \underline{-8}
 \end{array}$$

- meets conditions for 2C overflow, so answer is not reliable

EX: Evaluate using 4-bit S2C #'s, check answer

$$\begin{array}{r}
 E5 \rightarrow 1110 \ 0101 \\
 -EE \rightarrow -1110 \ 1110 \rightarrow +[110 \ 1110]^* = 001 \ 0001 + 1 = 001 \ 0010 \\
 \downarrow \\
 \begin{array}{r}
 1110 \ 0101 \rightarrow -(001 \ 1011) = -(16+11) = -27 \\
 + 0001 \ 0010 \rightarrow -(001 \ 0010) = -(16+2) = -18 \\
 \hline
 1111 \ 0111 = -[111 \ 0111]^* = -[000 \ 1001] = \underline{-9}
 \end{array} \\
 \begin{array}{r}
 -27 \\
 -(-18) \\
 \hline
 -9 \quad \checkmark
 \end{array}
 \end{array}$$



Logic Minimization

- Often need to reduce a complex logic expression to its smallest form (i.e., fewest number of logic operations)
- Methods of logic minimization
 - Boolean arithmetic using Boolean properties
 - EX $F = \bar{X} \cdot \bar{Y} \cdot Z + \bar{X} \cdot \bar{Y} \cdot \bar{Z} = \bar{X} \cdot \bar{Y} \cdot (Z + \bar{Z}) = \bar{X} \cdot \bar{Y}$
 - Karnaugh maps
 - EX: Find the minimal SoP expression for $F = \sum_{XYZ} (1,2,5,7)$

		XY			
		00	01	11	10
Z	0		m ₂		
	1	m ₁		m ₇	m ₅


- then reduce using Boolean arithmetic

$F = XZ + Y'Z + X'YZ' - Z(X+Y') + X'YZ'$ is the minimal form.



Basic Combinational Logic Gates

- INV



- AND
- NAND



- OR
- NOR




- inversion "bubbles"

inputs		AND	NAND	OR	NOR
A	B	A•B	A•B'	A+B	A+B'
0	0	0	1	0	1
0	1	0	1	1	0
1	0	0	1	1	0
1	1	1	0	1	0




More Combinational Logic


- MUX: select 1 from many
- example 4:1 MUX



- Buffer: signal isolation & drive
- inverter without the inversion




- Tri-State (buffer/inverter)
- buffer (or inverter) with disable (high impedance) state



And More...


- XOR & XNOR

- true of both different (XOR) or both same (XNOR)



- Decoder

- only one "active" output
- example 4:1 decoder
- difference from MUX?
- active low concept




Sequential Logic & Latch

- Sequential logic




- difference from combinational?
- output based on input value at prior time

- Latch

- 2-state storage circuit
 - can "hold" data
- bi-stable circuit
- D-type latch
- D-type latch w/ enable
- SR latch



S	R	Action
0	0	Q _i = Q ₀
0	1	Q _i = 0
1	0	Q _i = 1
1	1	restricted





en	D	Q _i
0	0	Q ₀
0	1	Q ₀
1	0	0
1	1	1



Flip Flop

- Flip flop is a synchronous circuit
 - which means?
- D-type master-slave flip flop
 - latch level



- JK flip flop
- Toggle flip flop
- Convertability


D	Q ₁	J	K	Q ₁	T	Q ₁
0	0	0	0	Q ₀	0	Q ₀
1	1	0	1	0	1	Q ₀
		1	0	1		
		1	1	Q ₀		

State tables for D-type, JK, and T-type flip flops




Flip Flop Timing Diagrams

- **Timing diagram:** map of digital output (& input) vs. time
 - use state table to find output
 - look at proper clock transition
 - ignore input changes outside clock transitions




- Rising- vs. falling-edge triggered
 - triggered by clock
 - rising = positive = "up"
 - falling = negative = "down"



Registers

- Data registers
 - stores block (byte/word) of digital data
 - composed of flip flops; used as static memory
 - **example:** 4b parallel-in parallel-out register
- Shift register
 - can move data laterally between register bits
 - can input or output (or both) data serially
 - **example:** 4b serial-in parallel out shift register





Shift & Rotate

- **Shift**
 - move each bit (left or right) to adjacent register, load in preset value (normally 0) into open registers
- **Rotate**
 - move each bit (left or right) to adjacent register, rotate exiting bits back into other side of register



- **Example:**
 - shift right by 2
 - rotate left by 1



DeMorgans & Complete Set

- DeMorgans Relations

$$\overline{A \cdot B} = \overline{A} + \overline{B} \quad \begin{array}{c} A \\ B \end{array} \text{ NAND} = \begin{array}{c} A \\ B \end{array} \text{ OR}$$

$$\overline{A + B} = \overline{A} \cdot \overline{B} \quad \begin{array}{c} A \\ B \end{array} \text{ NOR} = \begin{array}{c} A \\ B \end{array} \text{ NAND}$$

- Complete Set Concept

- all logic functions can be implemented with ONLY NAND (or ONLY NOR)
- **example:** INV with NAND

$$A \text{ INV} = \overline{A} = A \text{ NAND } A = \overline{A \cdot A} = \overline{A}$$

- similarly, can make AND, OR, NOR with only NAND



Logic Schematic Manipulation

- Bubble pushing technique
 - bubbles can be moved from input of a gate to the output of an attached gate (or from output to input)
 - 2 bubbles can be added to any node (like double negative)
- Example:** convert to all NANDs using DeMorgans & bubble pushing

