

# 68HC12 and 68HCS12 Instruction Set

## Textbook Appendix A

### Notation Used in Instruction Set Summary

#### Explanation of Italic Expressions in Source Form Column

- abc* — A or B or CCR
- abcdxys* — A or B or CCR or D or X or Y or SP. Some assemblers also allow T2 or T3.
- abd* — A or B or D
- abdxys* — A or B or D or X or Y or SP
- dxys* — D or X or Y or SP
- msk8* — 8-bit mask, some assemblers require # symbol before value
- opr8i* — 8-bit immediate value
- opr16i* — 16-bit immediate value
- opr8a* — 8-bit address used with direct address mode
- opr16a* — 16-bit address value
- opr0\_xysp* — Indexed addressing postbyte code:
  - opr3,-xys* Predecrement X or Y or SP by 1 . . . 8
  - opr3,+xys* Preincrement X or Y or SP by 1 . . . 8
  - opr3,xys-* Postdecrement X or Y or SP by 1 . . . 8
  - opr3,xys+* Postincrement X or Y or SP by 1 . . . 8
  - opr5,xysp* 5-bit constant offset from X or Y or SP or PC
  - abd,xysp* Accumulator A or B or D offset from X or Y or SP or PC
- opr3* — Any positive integer 1 . . . 8 for pre/post increment/decrement
- opr5* — Any value in the range -16 . . . +15
- opr9* — Any value in the range -256 . . . +255
- opr16* — Any value in the range -32,768 . . . 65,535
- page* — 8-bit value for PPAGE, some assemblers require # symbol before this value
- rel8* — Label of branch destination within -256 to +255 locations
- rel9* — Label of branch destination within -512 to +511 locations
- rel16* — Any label within 64K memory space
- trapnum* — Any 8-bit value in the range \$30-\$39 or \$40-\$FF
  - xys* — X or Y or SP
  - xysp* — X or Y or SP or PC

### Address Modes

- IMM — Immediate
- IDX — Indexed (no extension bytes) includes:
  - 5-bit constant offset
  - Pre/post increment/decrement by 1 . . . 8
  - Accumulator A, B, or D offset
- IDX1 — 9-bit signed offset (1 extension byte)
- IDX2 — 16-bit signed offset (2 extension bytes)
- [D, IDX] — Indexed indirect (accumulator D offset)
- [IDX2] — Indexed indirect (16-bit offset)
- INH — Inherent (no operands in object code)
- REL — 2's complement relative offset (branches)




### Machine Coding

- dd — 8-bit direct address \$0000 to \$00FF. (High byte assumed to be \$00).
- ee — High-order byte of a 16-bit constant offset for indexed addressing.
- eb — Exchange/Transfer post-byte.
- ff — Low-order eight bits of a 9-bit signed constant offset for indexed addressing, or low-order byte of a 16-bit constant offset for indexed addressing.
- hh — High-order byte of a 16-bit extended address.
- ii — 8-bit immediate data value.
- jj — High-order byte of a 16-bit immediate data value.
- kk — Low-order byte of a 16-bit immediate data value.
- lb — Loop primitive (DBNE) post-byte.
- ll — Low-order byte of a 16-bit extended address.
- mm — 8-bit immediate mask value for bit manipulation instructions. Set bits indicate bits to be affected.
- pg — Program page (bank) number used in CALL instruction.
- qq — High-order byte of a 16-bit relative offset for long branches.
- tn — Trap number \$30-\$39 or \$40-\$FF.
- rr — Signed relative offset \$80 (-128) to \$7F (+127). Offset relative to the byte following the relative offset byte, or low-order byte of a 16-bit relative offset for long branches.
- xb — Indexed addressing post-byte.

### Condition Codes Columns

- — Status bit not affected by operation.
- 0 — Status bit cleared by operation.
- 1 — Status bit set by operation.
- Δ — Status bit affected by operation.
- ↓ — Status bit may be cleared or remain set, but is not set by operation.
- ↑ — Status bit may be set or remain cleared, but is not cleared by operation.
- ? — Status bit may be changed by operation but the final state is not defined.
- ! — Status bit used for a special purpose.

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~	S	X	H	I	N	Z	V	C
ABA	(A) + (B) ⇒ A Add Accumulators A and B	INH	18 06	2	-	-	Δ	-	Δ	Δ	Δ	Δ
ABX	(B) + (X) ⇒ X Translates to LEAX B,X	IDX	1A E5	2	-	-	-	-	-	-	-	-
ABY	(B) + (Y) ⇒ Y Translates to LEAY B,Y	IDX	19 ED	2	-	-	-	-	-	-	-	-
ADCA <i>opr</i>	(A) + (M) + C ⇒ A Add with Carry to A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	89 ii 99 dd B9 hh ll A9 xb A9 xb ff A9 xb A9 xb ee ff	1 3 3 3 3 4 6 6	-	-	Δ	-	Δ	Δ	Δ	Δ
ADCB <i>opr</i>	(B) + (M) + C ⇒ B Add with Carry to B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C9 ii D9 dd F9 hh ll E9 xb E9 xb ff E9 xb ee ff E9 xb E9 xb ee ff	1 3 3 3 3 4 6 6	-	-	Δ	-	Δ	Δ	Δ	Δ
ADDA <i>opr</i>	(A) + (M) ⇒ A Add without Carry to A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8B ii 9B dd BB hh ll AB xb AB xb ff AB xb ee ff AB xb AB xb ee ff	1 3 3 3 3 4 6 6	-	-	Δ	-	Δ	Δ	Δ	Δ
ADDB <i>opr</i>	(B) + (M) ⇒ B Add without Carry to B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CB ii DB dd FB hh ll EB xb EB xb ff EB xb ee ff EB xb EB xb ee ff	1 3 3 3 3 4 6 6	-	-	Δ	-	Δ	Δ	Δ	Δ
ADDD <i>opr</i>	(A:B) + (M:M+1) ⇒ A:B Add 16-Bit to D (A:B)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C3 jj kk D3 dd F3 hh ll E3 xb E3 xb ff E3 xb ee ff E3 xb E3 xb ee ff	2 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~	S	X	H	I	N	Z	V	C
ANDA <i>opr</i>	(A) * (M) ⇒ A Logical And A with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	84 ii 94 dd B4 hh ll A4 xb A4 xb ff A4 xb ee ff A4 xb A4 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	0	-
ANDB <i>opr</i>	(B) * (M) ⇒ B Logical And B with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C4 ii D4 dd F4 hh ll E4 xb E4 xb ff E4 xb ee ff E4 xb E4 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	0	-
ANDCC <i>opr</i>	(CCR) * (M) ⇒ CCR Logical And CCR with Memory	IMM	10 ii	1	↓	↓	↓	↓	↓	↓	↓	↓
ASL <i>opr</i>	 Arithmetic Shift Left	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	78 hh ll 68 xb 68 xb ff 68 xb ee ff 68 xb 68 xb ee ff	4 3 3 4 5 6 6	-	-	-	-	Δ	Δ	Δ	Δ
ASLA ASLB	Arithmetic Shift Left Accumulator A Arithmetic Shift Left Accumulator B	INH INH	48 58	1 1	-	-	-	-	-	-	-	-
ASLD	 Arithmetic Shift Left Double	INH	59	1	-	-	-	-	Δ	Δ	Δ	Δ
ASR <i>opr</i>	 Arithmetic Shift Right	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	77 hh ll 67 xb 67 xb ff 67 xb ee ff 67 xb 67 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	Δ	Δ
ASRA ASRB	Arithmetic Shift Right Accumulator A Arithmetic Shift Right Accumulator B	INH INH	47 57	1 1	-	-	-	-	-	-	-	-
BCC <i>rel</i>	Branch if Carry Clear (if C = 0)	REL	24 rr	3/1	-	-	-	-	-	-	-	-
BCLR <i>opr, msk</i>	(M) * (mm) ⇒ M Clear Bit(s) in Memory	DIR EXT IDX IDX1 IDX2	4D dd mm 1D hh ll mm 0D xb mm 0D xb ff mm 0D xb ee ff mm	4 4 4 4 6	-	-	-	-	Δ	Δ	0	-
BCS <i>rel</i>	Branch if Carry Set (if C = 1)	REL	25 rr	3/1	-	-	-	-	-	-	-	-
BEQ <i>rel</i>	Branch if Equal (if Z = 1)	REL	27 rr	3/1	-	-	-	-	-	-	-	-
BGE <i>rel</i>	Branch if Greater Than or Equal (if N ⊕ V = 0) (signed)	REL	2C rr	3/1	-	-	-	-	-	-	-	-
BGND	Place CPU in Background Mode see Background Mode section.	INH	00	5	-	-	-	-	-	-	-	-
BGT <i>rel</i>	Branch if Greater Than (if Z + (N ⊕ V) = 0) (signed)	REL	2E rr	3/1	-	-	-	-	-	-	-	-
BHI <i>rel</i>	Branch if Higher (if C + Z = 0) (unsigned)	REL	22 rr	3/1	-	-	-	-	-	-	-	-

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~	S	X	H	I	N	Z	V	C
BHS <i>rel</i>	Branch if Higher or Same (if C = 0) (unsigned) same function as BCC	REL	24 rr	3/1	-	-	-	-	-	-	-	-
BITA <i>opr</i>	(A) • (M) Logical And A with Memory	IMM	85 ii	1	-	-	-	-	Δ	Δ	0	-
		DIR	95 dd	3	-	-	-	-	-	-	-	-
		EXT	B5 hh ll	3	-	-	-	-	-	-	-	-
		IDX	A5 xb	3	-	-	-	-	-	-	-	-
		IDX1	A5 xb ff	3	-	-	-	-	-	-	-	-
		IDX2	A5 xb ee ff	4	-	-	-	-	-	-	-	-
[D,IDX]	A5 xb	6	-	-	-	-	-	-	-	-	-	
[IDX2]	A5 xb ee ff	6	-	-	-	-	-	-	-	-	-	
BITB <i>opr</i>	(B) • (M) Logical And B with Memory	IMM	C5 ii	1	-	-	-	-	Δ	Δ	0	-
		DIR	D5 dd	3	-	-	-	-	-	-	-	-
		EXT	F5 hh ll	3	-	-	-	-	-	-	-	-
		IDX	E5 xb	3	-	-	-	-	-	-	-	-
		IDX1	E5 xb ff	3	-	-	-	-	-	-	-	-
		IDX2	E5 xb ee ff	4	-	-	-	-	-	-	-	-
[D,IDX]	E5 xb	6	-	-	-	-	-	-	-	-	-	
[IDX2]	E5 xb ee ff	6	-	-	-	-	-	-	-	-	-	
BLE <i>rel</i>	Branch if Less Than or Equal (if Z + (N ⊕ V) = 1) (signed)	REL	2F rr	3/1	-	-	-	-	-	-	-	-
BLO <i>rel</i>	Branch if Lower (if C = 1) (unsigned) same function as BCS	REL	25 rr	3/1	-	-	-	-	-	-	-	-
BLS <i>rel</i>	Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	23 rr	3/1	-	-	-	-	-	-	-	-
BLT <i>rel</i>	Branch if Less Than (if N ⊕ V = 1) (signed)	REL	2D rr	3/1	-	-	-	-	-	-	-	-
BMI <i>rel</i>	Branch if Minus (if N = 1)	REL	2B rr	3/1	-	-	-	-	-	-	-	-
BNE <i>rel</i>	Branch if Not Equal (if Z = 0)	REL	26 rr	3/1	-	-	-	-	-	-	-	-
BPL <i>rel</i>	Branch if Plus (if N = 0)	REL	2A rr	3/1	-	-	-	-	-	-	-	-
BRA <i>rel</i>	Branch Always (if 1 = 1)	REL	20 rr	3	-	-	-	-	-	-	-	-
BRCLR <i>opr, msk, rel</i>	Branch if (M) • (mm) = 0 (if All Selected Bit(s) Clear)	DIR	4F dd mm rr	4	-	-	-	-	-	-	-	-
		EXT	1F hh ll mm rr	5	-	-	-	-	-	-	-	-
		IDX	0F xb mm rr	4	-	-	-	-	-	-	-	-
		IDX1	0F xb ff mm rr	6	-	-	-	-	-	-	-	-
IDX2	0F xb ee ff mm rr	8	-	-	-	-	-	-	-	-	-	
BRN <i>rel</i>	Branch Never (if 1 = 0)	REL	21 rr	1	-	-	-	-	-	-	-	-
BRSET <i>opr, msk, rel</i>	Branch if (M) • (mm) = 0 (if All Selected Bit(s) Set)	DIR	4E dd mm rr	4	-	-	-	-	-	-	-	-
		EXT	1E hh ll mm rr	5	-	-	-	-	-	-	-	-
		IDX	0E xb mm rr	4	-	-	-	-	-	-	-	-
		IDX1	0E xb ff mm rr	6	-	-	-	-	-	-	-	-
		IDX2	0E xb ee ff mm rr	8	-	-	-	-	-	-	-	-
BSET <i>opr, msk</i>	(M) + (mm) ⇒ M Set Bit(s) in Memory	DIR	4C dd mm	4	-	-	-	-	Δ	Δ	0	-
		EXT	1C hh ll mm	4	-	-	-	-	-	-	-	-
		IDX	0C xb mm	4	-	-	-	-	-	-	-	-
		IDX1	0C xb ff mm	4	-	-	-	-	-	-	-	-
		IDX2	0C xb ee ff mm	6	-	-	-	-	-	-	-	-
BSR <i>rel</i>	(SP) - 2 ⇒ SP; RTN <sub>H</sub> ;RTN <sub>L</sub> ⇒ M <sub>(SP)</sub> ;M <sub>(SP+1)</sub> Subroutine address ⇒ PC  Branch to Subroutine	REL	07 rr	4	-	-	-	-	-	-	-	-

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~	S	X	H	I	N	Z	V	C
BVC <i>rel</i>	Branch if Overflow Bit Clear (if V = 0)	REL	28 rr	3/1	-	-	-	-	-	-	-	-
BVS <i>rel</i>	Branch if Overflow Bit Set (if V = 1)	REL	29 rr	3/1	-	-	-	-	-	-	-	-
CALL <i>opr, page</i>	(SP) - 2 ⇒ SP; RTN <sub>H</sub> ;RTN <sub>L</sub> ⇒ M <sub>(SP)</sub> ;M <sub>(SP+1)</sub> (SP) - 1 ⇒ SP; (PPG) ⇒ M <sub>(SP)</sub> ; pg ⇒ PPAGE register; Program address ⇒ PC  Call subroutine in extended memory (Program may be located on another expansion memory page.)	EXT	4A hh ll pg	8	-	-	-	-	-	-	-	-
		IDX	4B xb pg	8	-	-	-	-	-	-	-	-
		IDX1	4B xb ff pg	8	-	-	-	-	-	-	-	-
		IDX2	4B xb ee ff pg	9	-	-	-	-	-	-	-	-
CALL [D,r]	Indirect modes get program address and new pg value based on pointer.  r = X, Y, SP, or PC	[D,IDX]	4B xb	10	-	-	-	-	-	-	-	-
CALL [opr,r]		[IDX2]	4B xb ee ff	10	-	-	-	-	-	-	-	-
CBA	(A) - (B) Compare 8-Bit Accumulators	INH	18 17	2	-	-	-	-	Δ	Δ	Δ	Δ
CLC	0 ⇒ C Translates to ANDCC #SFE	IMM	10 FE	1	-	-	-	-	-	-	-	0
CLI	0 ⇒ I Translates to ANDCC #SEF (enables I-bit interrupts)	IMM	10 EF	1	-	-	-	0	-	-	-	-
CLR <i>opr</i>	0 ⇒ M Clear Memory Location	EXT	79 hh ll	3	-	-	-	-	0	1	0	0
		IDX	69 xb	2	-	-	-	-	-	-	-	-
		IDX1	69 xb ff	3	-	-	-	-	-	-	-	-
		IDX2	69 xb ee ff	3	-	-	-	-	-	-	-	-
		[D,IDX]	69 xb	5	-	-	-	-	-	-	-	-
[IDX2]	69 xb ee ff	5	-	-	-	-	-	-	-	-		
CLRA	0 ⇒ A Clear Accumulator A	INH	87	1	-	-	-	-	-	-	-	-
CLRB	0 ⇒ B Clear Accumulator B	INH	C7	1	-	-	-	-	-	-	-	-
CLV	0 ⇒ V Translates to ANDCC #SFD	IMM	10 FD	1	-	-	-	-	-	-	0	-
CMPA <i>opr</i>	(A) - (M) Compare Accumulator A with Memory	IMM	B1 ii	1	-	-	-	-	Δ	Δ	Δ	Δ
		DIR	91 dd	3	-	-	-	-	-	-	-	-
		EXT	B1 hh ll	3	-	-	-	-	-	-	-	-
		IDX	A1 xb	3	-	-	-	-	-	-	-	-
		IDX1	A1 xb ff	3	-	-	-	-	-	-	-	-
		IDX2	A1 xb ee ff	4	-	-	-	-	-	-	-	-
[D,IDX]	A1 xb	6	-	-	-	-	-	-	-	-		
[IDX2]	A1 xb ee ff	6	-	-	-	-	-	-	-	-		
CMPB <i>opr</i>	(B) - (M) Compare Accumulator B with Memory	IMM	C1 ii	1	-	-	-	-	Δ	Δ	Δ	Δ
		DIR	D1 dd	3	-	-	-	-	-	-	-	-
		EXT	F1 hh ll	3	-	-	-	-	-	-	-	-
		IDX	E1 xb	3	-	-	-	-	-	-	-	-
		IDX1	E1 xb ff	3	-	-	-	-	-	-	-	-
		IDX2	E1 xb ee ff	4	-	-	-	-	-	-	-	-
[D,IDX]	E1 xb	6	-	-	-	-	-	-	-	-		
[IDX2]	E1 xb ee ff	6	-	-	-	-	-	-	-	-		





Source Form	Operation	Addr. Mode	Machine Coding (hex)	~	S	X	H	I	N	Z	V	C	
COM <i>opr</i>	$(\bar{M}) \Rightarrow M$ equivalent to $\$FF - (M) \Rightarrow M$ 1's Complement Memory Location	EXT	71 hh ll	4	-	-	-	-	$\Delta$	$\Delta$	0	1	
		IDX	61 xb	3									
		IDX1	61 xb ff	4									
		IDX2	61 xb ee ff	5									
		[D,IDX]	61 xb	6									
		[IDX2]	61 xb ee ff	6									
COMA	$(\bar{A}) \Rightarrow A$ Complement Accumulator A	INH	41	1									
COMB	$(\bar{B}) \Rightarrow B$ Complement Accumulator B	INH	51	1									
CPD <i>opr</i>	$(A:B) - (M:M+1)$ Compare D to Memory (16-Bit)	IMM	8C jj kk	2	-	-	-	-	$\Delta$	$\Delta$	$\Delta$	$\Delta$	
		DIR	9C dd	3									
		EXT	BC hh ll	3									
		IDX	AC xb	3									
		IDX1	AC xb ff	3									
		IDX2	AC xb ee ff	4									
[D,IDX]	AC xb	6											
[IDX2]	AC xb ee ff	6											
CPS <i>opr</i>	$(SP) - (M:M+1)$ Compare SP to Memory (16-Bit)	IMM	8F jj kk	2	-	-	-	-	$\Delta$	$\Delta$	$\Delta$	$\Delta$	
		DIR	9F dd	3									
		EXT	BF hh ll	3									
		IDX	AF xb	3									
		IDX1	AF xb ff	3									
		IDX2	AF xb ee ff	4									
[D,IDX]	AF xb	6											
[IDX2]	AF xb ee ff	6											
CPX <i>opr</i>	$(X) - (M:M+1)$ Compare X to Memory (16-Bit)	IMM	8E jj kk	2	-	-	-	-	$\Delta$	$\Delta$	$\Delta$	$\Delta$	
		DIR	9E dd	3									
		EXT	BE hh ll	3									
		IDX	AE xb	3									
		IDX1	AE xb ff	3									
		IDX2	AE xb ee ff	4									
[D,IDX]	AE xb	6											
[IDX2]	AE xb ee ff	6											
CPY <i>opr</i>	$(Y) - (M:M+1)$ Compare Y to Memory (16-Bit)	IMM	8D jj kk	2	-	-	-	-	$\Delta$	$\Delta$	$\Delta$	$\Delta$	
		DIR	9D dd	3									
		EXT	BD hh ll	3									
		IDX	AD xb	3									
		IDX1	AD xb ff	3									
		IDX2	AD xb ee ff	4									
[D,IDX]	AD xb	6											
[IDX2]	AD xb ee ff	6											
DAA	Adjust Sum to BCD Decimal Adjust Accumulator A	INH	18 07	3	-	-	-	-	$\Delta$	$\Delta$	?	$\Delta$	
DBEQ <i>cntr, rel</i>	$(cntr) - 1 \Rightarrow cntr$ if $(cntr) = 0$ , then Branch else Continue to next instruction	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-	
													Decrement Counter and Branch if = 0 ( $cntr = A, B, D, X, Y$ , or SP)
DBNE <i>cntr, rel</i>	$(cntr) - 1 \Rightarrow cntr$ If $(cntr) \neq 0$ , then Branch; else Continue to next instruction	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-	
													Decrement Counter and Branch if $\neq 0$ ( $cntr = A, B, D, X, Y$ , or SP)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~	S	X	H	I	N	Z	V	C
DEC <i>opr</i>	$(M) - \$01 \Rightarrow M$ Decrement Memory Location	EXT	73 hh ll	4	-	-	-	-	$\Delta$	$\Delta$	$\Delta$	-
		IDX	63 xb	3								
		IDX1	63 xb ff	4								
		IDX2	63 xb ee ff	5								
		[D,IDX]	63 xb	6								
		[IDX2]	63 xb ee ff	6								
DECA	$(A) - \$01 \Rightarrow A$ Decrement A	INH	43	1								
DECB	$(B) - \$01 \Rightarrow B$ Decrement B	INH	53	1								
DES	$(SP) - \$0001 \Rightarrow SP$ Translates to LEAS -1, SP	IDX	1B 9F	2	-	-	-	-	-	-	-	-
DEX	$(X) - \$0001 \Rightarrow X$ Decrement Index Register X	INH	09	1	-	-	-	-	-	$\Delta$	-	-
DEY	$(Y) - \$0001 \Rightarrow Y$ Decrement Index Register Y	INH	03	1	-	-	-	-	-	$\Delta$	-	-
EDIV	$(Y:D) + (X) \Rightarrow Y$ Remainder $\Rightarrow D$ $32 \times 16$ Bit $\Rightarrow 16$ Bit Divide (unsigned)	INH	11	11	-	-	-	-	$\Delta$	$\Delta$	$\Delta$	$\Delta$
EDIVS	$(Y:D) + (X) \Rightarrow Y$ Remainder $\Rightarrow D$ $32 \times 16$ Bit $\Rightarrow 16$ Bit Divide (signed)	INH	18 14	12	-	-	-	-	$\Delta$	$\Delta$	$\Delta$	$\Delta$
EMACS <i>sum</i>	$(M_{(X)}:M_{(X+1)}) \times (M_{(Y)}:M_{(Y+1)}) + (M-M+3) \Rightarrow M-M+3$  $16 \times 16$ Bit $\Rightarrow 32$ Bit Multiply and Accumulate (signed)	Special	18 12 hh ll	13	-	-	-	-	$\Delta$	$\Delta$	$\Delta$	$\Delta$
EMAXD <i>opr</i>	$MAX((D), (M:M+1)) \Rightarrow D$ MAX of 2 Unsigned 16-Bit Values  N, Z, V and C status bits reflect result of internal compare $((D) - (M:M+1))$	IDX	18 1A xb	4	-	-	-	-	$\Delta$	$\Delta$	$\Delta$	$\Delta$
		IDX1	18 1A xb ff	4								
		IDX2	18 1A xb ee ff	5								
		[D,IDX]	18 1A xb	7								
[IDX2]	18 1A xb ee ff	7										
EMAXM <i>opr</i>	$MAX((D), (M:M+1)) \Rightarrow M:M+1$ MAX of 2 Unsigned 16-Bit Values  N, Z, V and C status bits reflect result of internal compare $((D) - (M:M+1))$	IDX	18 1E xb	4	-	-	-	-	$\Delta$	$\Delta$	$\Delta$	$\Delta$
		IDX1	18 1E xb ff	5								
		IDX2	18 1E xb ee ff	6								
		[D,IDX]	18 1E xb	7								
[IDX2]	18 1E xb ee ff	7										
EMIND <i>opr</i>	$MIN((D), (M:M+1)) \Rightarrow D$ MIN of 2 Unsigned 16-Bit Values  N, Z, V and C status bits reflect result of internal compare $((D) - (M:M+1))$	IDX	18 1B xb	4	-	-	-	-	$\Delta$	$\Delta$	$\Delta$	$\Delta$
		IDX1	18 1B xb ff	4								
		IDX2	18 1B xb ee ff	5								
		[D,IDX]	18 1B xb	7								
[IDX2]	18 1B xb ee ff	7										
EMINM <i>opr</i>	$MIN((D), (M:M+1)) \Rightarrow M:M+1$ MIN of 2 Unsigned 16-Bit Values  N, Z, V and C status bits reflect result of internal compare $((D) - (M:M+1))$	IDX	18 1F xb	4	-	-	-	-	$\Delta$	$\Delta$	$\Delta$	$\Delta$
		IDX1	18 1F xb ff	5								
		IDX2	18 1F xb ee ff	6								
		[D,IDX]	18 1F xb	7								
[IDX2]	18 1F xb ee ff	7										
EMUL	$(D) \times (Y) \Rightarrow Y:D$ $16 \times 16$ Bit Multiply (unsigned)	INH	13	3	-	-	-	-	$\Delta$	$\Delta$	-	$\Delta$
EMULS	$(D) \times (Y) \Rightarrow Y:D$ $16 \times 16$ Bit Multiply (signed)	INH	18 13	3	-	-	-	-	$\Delta$	$\Delta$	-	$\Delta$

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~	S	X	H	I	N	Z	V	C	
EORA <i>opr</i>	(A) ⊕ (M) ⇒ A Exclusive-OR A with Memory	IMM	88 ii	1	-	-	-	-	Δ	Δ	0	-	
		DIR	98 dd	3									
		EXT	B8 hh ll	3									
		IDX	A8 xb	3									
		IDX1	A8 xb ff	3									
		IDX2	A8 xb ee ff	4									
		[D,IDX] [IDX2]	A8 xb A8 xb ee ff	6 6									
EORB <i>opr</i>	(B) ⊕ (M) ⇒ B Exclusive-OR B with Memory	IMM	C8 ii	1	-	-	-	-	Δ	Δ	0	-	
		DIR	D8 dd	3									
		EXT	F8 hh ll	3									
		IDX	E8 xb	3									
		IDX1	E8 xb ff	3									
		IDX2	E8 xb ee ff	4									
		[D,IDX] [IDX2]	E8 xb E8 xb ee ff	6 6									
ETBL <i>opr</i>	(M:M+1) + [(B)(M+2:M+3) - (M:M+1)] ⇒ D 16-Bit Table Lookup and Interpolate	IDX	18 3F xb	10	-	-	-	-	Δ	Δ	-	?	
													Initialize B, and index before ETBL. <ea> points at first table entry (M:M+1) and B is fractional part of lookup value  (no indirect addr. modes allowed)
EXG <i>r1, r2</i>	(r1) ⇔ (r2) (if r1 and r2 same size) or \$00:(r1) ⇒ r2 (if r1=8-bit; r2=16-bit) or (r1 <sub>low</sub> ) ⇔ (r2) (if r1=16-bit; r2=8-bit)	INH	87 eb	1	-	-	-	-	-	-	-	-	
													r1 and r2 may be A, B, CCR, D, X, Y, or SP
FDIV	(D) ÷ (X) ⇒ X; r ⇒ D 16 × 16 Bit Fractional Divide	INH	18 11	12	-	-	-	-	Δ	Δ	Δ		
IBEQ <i>cntr, rel</i>	(cntr) + 1 ⇒ cntr if (cntr) = 0, then Branch else Continue to next instruction  Increment Counter and Branch if = 0 (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-	
IBNE <i>cntr, rel</i>	(cntr) + 1 ⇒ cntr if (cntr) not = 0, then Branch; else Continue to next instruction  Increment Counter and Branch if ≠ 0 (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-	
IDIV	(D) ÷ (X) ⇒ X; r ⇒ D 16 × 16 Bit Integer Divide (unsigned)	INH	18 10	12	-	-	-	-	Δ	Δ	0	Δ	
IDIVS	(D) ÷ (X) ⇒ X; r ⇒ D 16 × 16 Bit Integer Divide (signed)	INH	18 15	12	-	-	-	-	Δ	Δ	Δ	Δ	



Source Form	Operation	Addr. Mode	Machine Coding (hex)	~	S	X	H	I	N	Z	V	C	
INC <i>opr</i>	(M) + \$01 ⇒ M Increment Memory Byte	EXT	72 hh ll	4	-	-	-	-	Δ	Δ	Δ	-	
		IDX	62 xb	3									
		IDX1	62 xb ff	4									
		IDX2	62 xb ee ff	5									
		[D,IDX]	62 xb	6									
		[IDX2]	62 xb ee ff	6									
INCA	(A) + \$01 ⇒ A    Increment Acc. A	INH	42	1									
INCB	(B) + \$01 ⇒ B    Increment Acc. B	INH	52	1									
INS	(SP) + \$0001 ⇒ SP <i>Translates to LEAS 1, SP</i>	IDX	1B 81	2	-	-	-	-	-	-	-	-	
INX	(X) + \$0001 ⇒ X Increment Index Register X	INH	08	1	-	-	-	-	-	Δ	-	-	
INY	(Y) + \$0001 ⇒ Y Increment Index Register Y	INH	02	1	-	-	-	-	-	Δ	-	-	
JMP <i>opr</i>	Subroutine address ⇒ PC  Jump	EXT	06 hh ll	3	-	-	-	-	-	-	-	-	
		IDX	05 xb	3									
		IDX1	05 xb ff	3									
		IDX2	05 xb ee ff	4									
		[D,IDX]	05 xb	6									
		[IDX2]	05 xb ee ff	6									
JSR <i>opr</i>	(SP) - 2 ⇒ SP; RTN <sub>H</sub> :RTN <sub>L</sub> ⇒ M <sub>(SP):M<sub>(SP+1)</sub>; Subroutine address ⇒ PC  Jump to Subroutine</sub>	DIR	17 dd	4	-	-	-	-	-	-	-	-	
		EXT	16 hh ll	4									
		IDX	15 xb	4									
		IDX1	15 xb ff	4									
		IDX2	15 xb ee ff	5									
		[D,IDX]	15 xb	7									
		[IDX2]	15 xb ee ff	7									
LBCC <i>rel</i>	Long Branch if Carry Clear (if C = 0)	REL	18 24 qq rr	4/3	-	-	-	-	-	-	-	-	
LBSC <i>rel</i>	Long Branch if Carry Set (if C = 1)	REL	18 25 qq rr	4/3	-	-	-	-	-	-	-	-	
LBEQ <i>rel</i>	Long Branch if Equal (if Z = 1)	REL	18 27 qq rr	4/3	-	-	-	-	-	-	-	-	
LBGE <i>rel</i>	Long Branch Greater Than or Equal (if N ⊕ V = 0) (signed)	REL	18 2C qq rr	4/3	-	-	-	-	-	-	-	-	
LBGT <i>rel</i>	Long Branch if Greater Than (if Z + (N ⊕ V) = 0) (signed)	REL	18 2E qq rr	4/3	-	-	-	-	-	-	-	-	
LBHI <i>rel</i>	Long Branch if Higher (if C + Z = 0) (unsigned)	REL	18 22 qq rr	4/3	-	-	-	-	-	-	-	-	
LBHS <i>rel</i>	Long Branch if Higher or Same (if C = 0) (unsigned) same function as LBCC	REL	18 24 qq rr	4/3	-	-	-	-	-	-	-	-	
LBLE <i>rel</i>	Long Branch if Less Than or Equal (if Z + (N ⊕ V) = 1) (signed)	REL	18 2F qq rr	4/3	-	-	-	-	-	-	-	-	
LBLO <i>rel</i>	Long Branch if Lower (if C = 1) (unsigned) same function as LBSC	REL	18 25 qq rr	4/3	-	-	-	-	-	-	-	-	
LBLS <i>rel</i>	Long Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	18 23 qq rr	4/3	-	-	-	-	-	-	-	-	
LBLT <i>rel</i>	Long Branch if Less Than (if N ⊕ V = 1) (signed)	REL	18 2D qq rr	4/3	-	-	-	-	-	-	-	-	
LBMI <i>rel</i>	Long Branch if Minus (if N = 1)	REL	18 2B qq rr	4/3	-	-	-	-	-	-	-	-	
LBNE <i>rel</i>	Long Branch if Not Equal (if Z = 0)	REL	18 26 qq rr	4/3	-	-	-	-	-	-	-	-	
LBPL <i>rel</i>	Long Branch if Plus (if N = 0)	REL	18 2A qq rr	4/3	-	-	-	-	-	-	-	-	
LBRA <i>rel</i>	Long Branch Always (if 1=1)	REL	18 20 qq rr	4	-	-	-	-	-	-	-	-	

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~	S	X	H	I	N	Z	V	C
LBRN <i>rel</i>	Long Branch Never (if 1 = 0)	REL	18 21 qq rr	3	-	-	-	-	-	-	-	-
LBVC <i>rel</i>	Long Branch if Overflow Bit Clear (if V=0)	REL	18 28 qq rr	4/3	-	-	-	-	-	-	-	-
LBVS <i>rel</i>	Long Branch if Overflow Bit Set (if V = 1)	REL	18 29 qq rr	4/3	-	-	-	-	-	-	-	-
LDAA <i>opr</i>	(M) ⇒ A Load Accumulator A	IMM	B6 ii	1	-	-	-	-	Δ	Δ	0	-
		DIR	96 dd	3	-	-	-	-	-	-	-	-
		EXT	B6 hh ll	3	-	-	-	-	-	-	-	-
		IDX	A6 xb	3	-	-	-	-	-	-	-	-
		IDX1	A6 xb ff	3	-	-	-	-	-	-	-	-
		IDX2	A6 xb ee ff	4	-	-	-	-	-	-	-	-
[D,IDX]	A6 xb	6	-	-	-	-	-	-	-	-		
[IDX2]	A6 xb ee ff	6	-	-	-	-	-	-	-	-		
LDAB <i>opr</i>	(M) ⇒ B Load Accumulator B	IMM	C6 ii	1	-	-	-	-	Δ	Δ	0	-
		DIR	D6 dd	3	-	-	-	-	-	-	-	-
		EXT	F6 hh ll	3	-	-	-	-	-	-	-	-
		IDX	E6 xb	3	-	-	-	-	-	-	-	-
		IDX1	E6 xb ff	3	-	-	-	-	-	-	-	-
		IDX2	E6 xb ee ff	4	-	-	-	-	-	-	-	-
[D,IDX]	E6 xb	6	-	-	-	-	-	-	-	-		
[IDX2]	E6 xb ee ff	6	-	-	-	-	-	-	-	-		
LDD <i>opr</i>	(M:M+1) ⇒ A:B Load Double Accumulator D (A:B)	IMM	CC jj kk	2	-	-	-	-	Δ	Δ	0	-
		DIR	DC dd	3	-	-	-	-	-	-	-	-
		EXT	FC hh ll	3	-	-	-	-	-	-	-	-
		IDX	EC xb	3	-	-	-	-	-	-	-	-
		IDX1	EC xb ff	3	-	-	-	-	-	-	-	-
		IDX2	EC xb ee ff	4	-	-	-	-	-	-	-	-
[D,IDX]	EC xb	6	-	-	-	-	-	-	-	-		
[IDX2]	EC xb ee ff	6	-	-	-	-	-	-	-	-		
LDS <i>opr</i>	(M:M+1) ⇒ SP Load Stack Pointer	IMM	CF jj kk	2	-	-	-	-	Δ	Δ	0	-
		DIR	DF dd	3	-	-	-	-	-	-	-	-
		EXT	FF hh ll	3	-	-	-	-	-	-	-	-
		IDX	EF xb	3	-	-	-	-	-	-	-	-
		IDX1	EF xb ff	3	-	-	-	-	-	-	-	-
		IDX2	EF xb ee ff	4	-	-	-	-	-	-	-	-
[D,IDX]	EF xb	6	-	-	-	-	-	-	-	-		
[IDX2]	EF xb ee ff	6	-	-	-	-	-	-	-	-		
LDX <i>opr</i>	(M:M+1) ⇒ X Load Index Register X	IMM	CE jj kk	2	-	-	-	-	Δ	Δ	0	-
		DIR	DE dd	3	-	-	-	-	-	-	-	-
		EXT	FE hh ll	3	-	-	-	-	-	-	-	-
		IDX	EE xb	3	-	-	-	-	-	-	-	-
		IDX1	EE xb ff	3	-	-	-	-	-	-	-	-
		IDX2	EE xb ee ff	4	-	-	-	-	-	-	-	-
[D,IDX]	EE xb	6	-	-	-	-	-	-	-	-		
[IDX2]	EE xb ee ff	6	-	-	-	-	-	-	-	-		
LDY <i>opr</i>	(M:M+1) ⇒ Y Load Index Register Y	IMM	CD jj kk	2	-	-	-	-	Δ	Δ	0	-
		DIR	DD dd	3	-	-	-	-	-	-	-	-
		EXT	FD hh ll	3	-	-	-	-	-	-	-	-
		IDX	ED xb	3	-	-	-	-	-	-	-	-
		IDX1	ED xb ff	3	-	-	-	-	-	-	-	-
		IDX2	ED xb ee ff	4	-	-	-	-	-	-	-	-
[D,IDX]	ED xb	6	-	-	-	-	-	-	-	-		
[IDX2]	ED xb ee ff	6	-	-	-	-	-	-	-	-		
LEAS <i>opr</i>	Effective Address ⇒ SP Load Effective Address into SP	IDX	1B xb	2	-	-	-	-	-	-	-	-
		IDX1	1B xb ff	2	-	-	-	-	-	-	-	-
		IDX2	1B xb ee ff	2	-	-	-	-	-	-	-	-

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~	S	X	H	I	N	Z	V	C	
LEAX <i>opr</i>	Effective Address ⇒ X Load Effective Address into X	IDX	1A xb	2	-	-	-	-	-	-	-	-	
		IDX1	1A xb ff	2	-	-	-	-	-	-	-	-	
		IDX2	1A xb ee ff	2	-	-	-	-	-	-	-	-	
LEAY <i>opr</i>	Effective Address ⇒ Y Load Effective Address into Y	IDX	19 xb	2	-	-	-	-	-	-	-	-	
		IDX1	19 xb ff	2	-	-	-	-	-	-	-	-	
		IDX2	19 xb ee ff	2	-	-	-	-	-	-	-	-	
LSL <i>opr</i>	 Logical Shift Left same function as ASL	EXT	78 hh ll	4	-	-	-	-	Δ	Δ	Δ	Δ	
		IDX	68 xb	3	-	-	-	-	-	-	-	-	-
		IDX1	68 xb ff	4	-	-	-	-	-	-	-	-	-
		IDX2	68 xb ee ff	5	-	-	-	-	-	-	-	-	-
		[D,IDX]	68 xb	6	-	-	-	-	-	-	-	-	-
		[IDX2]	68 xb ee ff	6	-	-	-	-	-	-	-	-	-
LSLA	Logical Shift Accumulator A to Left	INH	48	1	-	-	-	-	-	-	-	-	
LSLB	Logical Shift Accumulator B to Left	INH	58	1	-	-	-	-	-	-	-	-	
LSLD	 Logical Shift Left D Accumulator same function as ASLD	INH	59	1	-	-	-	-	Δ	Δ	Δ	Δ	
		EXT	74 hh ll	4	-	-	-	-	0	Δ	Δ	Δ	Δ
LSR <i>opr</i>	 Logical Shift Right	IDX	64 xb	3	-	-	-	-	-	-	-	-	
		IDX1	64 xb ff	4	-	-	-	-	-	-	-	-	-
		IDX2	64 xb ee ff	5	-	-	-	-	-	-	-	-	-
		[D,IDX]	64 xb	6	-	-	-	-	-	-	-	-	-
		[IDX2]	64 xb ee ff	6	-	-	-	-	-	-	-	-	-
		INH	44	1	-	-	-	-	-	-	-	-	-
LSRA	Logical Shift Accumulator A to Right	INH	44	1	-	-	-	-	-	-	-	-	
LSRB	Logical Shift Accumulator B to Right	INH	54	1	-	-	-	-	-	-	-	-	
LSRD	 Logical Shift Right D Accumulator	INH	49	1	-	-	-	-	0	Δ	Δ	Δ	
MAXA	MAX((A), (M)) ⇒ A MAX of 2 Unsigned 8-Bit Values N, Z, V and C status bits reflect result of internal compare ((A) - (M)).	IDX	18 18 xb	4	-	-	-	-	Δ	Δ	Δ	Δ	
		IDX1	18 18 xb ff	4	-	-	-	-	-	-	-	-	
		IDX2	18 18 xb ee ff	5	-	-	-	-	-	-	-	-	
		[D,IDX]	18 18 xb	7	-	-	-	-	-	-	-	-	
[IDX2]	18 18 xb ee ff	7	-	-	-	-	-	-	-	-			
MAXM	MAX((A), (M)) ⇒ M MAX of 2 Unsigned 8-Bit Values N, Z, V and C status bits reflect result of internal compare ((A) - (M)).	IDX	18 1C xb	4	-	-	-	-	Δ	Δ	Δ	Δ	
		IDX1	18 1C xb ff	5	-	-	-	-	-	-	-	-	
		IDX2	18 1C xb ee ff	6	-	-	-	-	-	-	-	-	
		[D,IDX]	18 1C xb	7	-	-	-	-	-	-	-	-	
[IDX2]	18 1C xb ee ff	7	-	-	-	-	-	-	-	-			
MEM	$\mu$ (grade) ⇒ $M(\gamma)$ ; $(X) + 4 \Rightarrow X$ ; $(Y) + 1 \Rightarrow Y$ ; A unchanged  if $(A) < P1$ or $(A) > P2$ then $\mu = 0$ , else $\mu = \text{MIN}[\text{MIN}[(A) - P1] \times S1, (P2 - (A)) \times S2, \$FF]$ where: A = current crisp input value; X points at 4-byte data structure that describes a trapezoidal membership function (P1, P2, S1, S2); Y points at fuzzy input (RAM location). See instruction details for special cases.	Special	01	5	-	-	?	-	?	?	?	?	

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~	S	X	H	I	N	Z	V	C
MINA	MIN((A), (M)) ⇒ A MIN of Two Unsigned 8-Bit Values  N, Z, V and C status bits reflect result of internal compare ((A) - (M)).	IDX	18 19 xb	4	-	-	-	-	Δ	Δ	Δ	Δ
		IDX1	18 19 xb ff	4								
		IDX2	18 19 xb ee ff	5								
		[D,IDX] [IDX2]	18 19 xb 18 19 xb ee ff	7 7								
MINM	MIN((A), (M)) ⇒ M MIN of Two Unsigned 8-Bit Values  N, Z, V and C status bits reflect result of internal compare ((A) - (M)).	IDX	18 1D xb	4	-	-	-	-	Δ	Δ	Δ	Δ
		IDX1	18 1D xb ff	5								
		IDX2	18 1D xb ee ff	6								
		[D,IDX] [IDX2]	18 1D xb 18 1D xb ee ff	7 7								
MOVB <i>opr1, opr2</i>	(M <sub>1</sub> ) ⇒ M <sub>2</sub> Memory to Memory Byte-Move (8-Bit)	IMM-EXT	18 0B ii hh ll	4	-	-	-	-	-	-	-	-
		IMM-IDX	18 08 xb ii	4								
		EXT-EXT	18 0C hh ii hh ll	6								
		EXT-IDX	18 09 xb hh ll	5								
		IDX-EXT IDX-IDX	18 0D xb hh ll 18 0A xb xb	5 5								
MOVW <i>opr1, opr2</i>	(M:M+1) ⇒ M:M+2 Memory to Memory Word-Move (16-Bit)	IMM-EXT	18 03 jj kk hh ll	5	-	-	-	-	-	-	-	-
		IMM-IDX	18 00 xb jj kk	4								
		EXT-EXT	18 04 hh ll hh ll	6								
		EXT-IDX	18 01 xb hh ll	5								
		IDX-EXT IDX-IDX	18 05 xb hh ll 18 02 xb xb	5 5								
MUL	(A) × (B) ⇒ A:B  8 × 8 Unsigned Multiply	INH	12	3	-	-	-	-	-	-	-	Δ
NEG <i>opr</i>	0 - (M) ⇒ M or (M) + 1 ⇒ M Two's Complement Negate	EXT	70 hh ll	4	-	-	-	-	Δ	Δ	Δ	Δ
		IDX	60 xb	3								
		IDX1	60 xb ff	4								
		IDX2	60 xb ee ff	5								
		[D,IDX] [IDX2]	60 xb 60 xb ee ff	6 6								
NEGA	0 - (A) ⇒ A equivalent to (A) + 1 ⇒ B Negate Accumulator A	INH	40	1								
NEGB	0 - (B) ⇒ B equivalent to (B) + 1 ⇒ B Negate Accumulator B	INH	50	1								
NOP	No Operation	INH	A7	1	-	-	-	-	-	-	-	-
ORAA <i>opr</i>	(A) + (M) ⇒ A Logical OR A with Memory	IMM	8A ii	1	-	-	-	-	Δ	Δ	0	-
		DIR	9A dd	3								
		EXT	BA hh ll	3								
		IDX	AA xb	3								
		IDX1	AA xb ff	3								
		IDX2 [D,IDX] [IDX2]	AA xb ee ff AA xb AA xb ee ff	4 6 6								
ORAB <i>opr</i>	(B) + (M) ⇒ B Logical OR B with Memory	IMM	CA ii	1	-	-	-	-	Δ	Δ	0	-
		DIR	DA dd	3								
		EXT	FA hh ll	3								
		IDX	EA xb	3								
		IDX1	EA xb ff	3								
		IDX2 [D,IDX] [IDX2]	EA xb ee ff EA xb EA xb ee ff	4 6 6								
ORCC <i>opr</i>	(CCR) + M ⇒ CCR Logical OR CCR with Memory	IMM	14 ii	1	↑	-	↑	↑	↑	↑	↑	↑

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~	S	X	H	I	N	Z	V	C	
PSHA	(SP) - 1 ⇒ SP; (A) ⇒ M <sub>(SP)</sub>	INH	36	2	-	-	-	-	-	-	-	-	
	Push Accumulator A onto Stack												
PSHB	(SP) - 1 ⇒ SP; (B) ⇒ M <sub>(SP)</sub>	INH	37	2	-	-	-	-	-	-	-	-	
	Push Accumulator B onto Stack												
PSHC	(SP) - 1 ⇒ SP; (CCR) ⇒ M <sub>(SP)</sub>	INH	39	2	-	-	-	-	-	-	-	-	
	Push CCR onto Stack												
PSHD	(SP) - 2 ⇒ SP; (A:B) ⇒ M <sub>(SP);M<sub>(SP+1)</sub></sub>	INH	3B	2	-	-	-	-	-	-	-	-	
	Push D Accumulator onto Stack												
PSHX	(SP) - 2 ⇒ SP; (X <sub>H</sub> ;X <sub>L</sub> ) ⇒ M <sub>(SP);M<sub>(SP+1)</sub></sub>	INH	34	2	-	-	-	-	-	-	-	-	
	Push Index Register X onto Stack												
PSHY	(SP) - 2 ⇒ SP; (Y <sub>H</sub> ;Y <sub>L</sub> ) ⇒ M <sub>(SP);M<sub>(SP+1)</sub></sub>	INH	35	2	-	-	-	-	-	-	-	-	
	Push Index Register Y onto Stack												
PULA	M <sub>(SP)</sub> ⇒ A; (SP) + 1 ⇒ SP	INH	32	3	-	-	-	-	-	-	-	-	
PULB	M <sub>(SP)</sub> ⇒ B; (SP) + 1 ⇒ SP	INH	33	3	-	-	-	-	-	-	-	-	
	Pull Accumulator B from Stack												
PULC	M <sub>(SP)</sub> ⇒ CCR; (SP) + 1 ⇒ SP	INH	38	3	Δ	↓	Δ	Δ	Δ	Δ	Δ	Δ	
	Pull CCR from Stack												
PULD	M <sub>(SP);M<sub>(SP+1)</sub></sub> ⇒ A:B; (SP) + 2 ⇒ SP	INH	3A	3	-	-	-	-	-	-	-	-	
	Pull D from Stack												
PULX	M <sub>(SP);M<sub>(SP+1)</sub></sub> ⇒ X <sub>H</sub> ;X <sub>L</sub> ; (SP) + 2 ⇒ SP	INH	30	3	-	-	-	-	-	-	-	-	
	Pull Index Register X from Stack												
PULY	M <sub>(SP);M<sub>(SP+1)</sub></sub> ⇒ Y <sub>H</sub> ;Y <sub>L</sub> ; (SP) + 2 ⇒ SP	INH	31	3	-	-	-	-	-	-	-	-	
	Pull Index Register Y from Stack												
REV	MIN-MAX rule evaluation Find smallest rule input (MIN). Store to rule outputs unless fuzzy output is already larger (MAX).  For rule weights see REVW.  Each rule input is an 8-bit offset from the base address in Y. Each rule output is an 8-bit offset from the base address in Y. \$FE separates rule inputs from rule outputs. \$FF terminates the rule list.  REV may be interrupted.	Special	18 3A	3 <sup>**</sup> per rule byte	-	-	-	-	-	-	-	Δ	-

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~	S	X	H	I	N	Z	V	C
REVV	MIN-MAX rule evaluation Find smallest rule input (MIN), Store to rule outputs unless fuzzy output is already larger (MAX).  Rule weights supported, optional.  Each rule input is the 16-bit address of a fuzzy input. Each rule output is the 16-bit ad- dress of a fuzzy output. The value \$FFFE separates rule inputs from rule outputs. \$FFFF terminates the rule list.  REVV may be interrupted.	Special	18 3B	3 <sup>+</sup> per rule byte; 5 per wt.	-	-	?	-	?	?	Δ	!
ROL <i>opr</i>	 Rotate Memory Left through Carry	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	75 hh ll 65 xb 65 xb ff 65 xb ee ff 65 xb 65 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	Δ	Δ
ROLA ROLB	Rotate A Left through Carry Rotate B Left through Carry	INH INH	45 55	1 1	-	-	-	-	-	-	-	-
ROR <i>opr</i>	 Rotate Memory Right through Carry	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	76 hh ll 66 xb 66 xb ff 66 xb ee ff 66 xb 66 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	Δ	Δ
RORA RORB	Rotate A Right through Carry Rotate B Right through Carry	INH INH	46 56	1 1	-	-	-	-	-	-	-	-
RTC	$(M_{(SP)} \Rightarrow PPAGE; (SP) + 1 \Rightarrow SP;$ $(M_{(SP)}; M_{(SP+1)}) \Rightarrow PC_H; PC_L;$ $(SP) + 2 \Rightarrow SP$  Return from Call	INH	0A	6	-	-	-	-	-	-	-	-
RTI	$(M_{(SP)} \Rightarrow CCR; (SP) + 1 \Rightarrow SP$ $(M_{(SP)}; M_{(SP+1)}) \Rightarrow B; A; (SP) + 2 \Rightarrow SP$ $(M_{(SP)}; M_{(SP+1)}) \Rightarrow X_H; X_L; (SP) + 4 \Rightarrow SP$ $(M_{(SP)}; M_{(SP+1)}) \Rightarrow PC_H; PC_L; (SP) - 2 \Rightarrow SP$ $(M_{(SP)}; M_{(SP+1)}) \Rightarrow Y_H; Y_L;$ $(SP) + 4 \Rightarrow SP$  Return from Interrupt	INH	0B	8	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ
RTS	$(M_{(SP)}; M_{(SP+1)}) \Rightarrow PC_H; PC_L;$ $(SP) + 2 \Rightarrow SP$  Return from Subroutine	INH	3D	5	-	-	-	-	-	-	-	-
SBA	$(A) - (B) \Rightarrow A$ Subtract B from A	INH	18 16	2	-	-	-	-	Δ	Δ	Δ	Δ

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~	S	X	H	I	N	Z	V	C
SBCA <i>opr</i>	$(A) - (M) - C \Rightarrow A$ Subtract with Borrow from A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	82 ii 92 dd B2 hh ll A2 xb A2 xb ff A2 xb ee ff A2 xb A2 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
SBCB <i>opr</i>	$(B) - (M) - C \Rightarrow B$ Subtract with Borrow from B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C2 ii D2 dd F2 hh ll E2 xb E2 xb ff E2 xb ee ff E2 xb E2 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
SEC	$1 \Rightarrow C$ Translates to ORCC #S01	IMM	14 01	1	-	-	-	-	-	-	-	1
SEI	$1 \Rightarrow I$ ; (inhibit I interrupts) Translates to ORCC #S10	IMM	14 10	1	-	-	-	1	-	-	-	-
SEV	$1 \Rightarrow V$ Translates to ORCC #S02	IMM	14 02	1	-	-	-	-	-	-	-	1
SEX <i>r1, r2</i>	$\$00:(r1) \Rightarrow r2$ if r1, bit 7 is 0 or $\$FF:(r1) \Rightarrow r2$ if r1, bit 7 is 1  Sign Extend 8-bit r1 to 16-bit r2 r1 may be A, B, or CCR r2 may be D, X, Y, or SP  Alternate mnemonic for TFR r1, r2	INH	B7 eb	1	-	-	-	-	-	-	-	-
STAA <i>opr</i>	$(A) \Rightarrow M$ Store Accumulator A to Memory	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5A dd 7A hh ll 6A xb 6A xb ff 6A xb ee ff 6A xb 6A xb ee ff	2 3 2 3 3 5 5	-	-	-	-	Δ	Δ	0	-
STAB <i>opr</i>	$(B) \Rightarrow M$ Store Accumulator B to Memory	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5B dd 7B hh ll 6B xb 6B xb ff 6B xb ee ff 6B xb 6B xb ee ff	2 3 2 3 3 5 5	-	-	-	-	Δ	Δ	0	-
STD <i>opr</i>	$(A) \Rightarrow M, (B) \Rightarrow M+1$ Store Double Accumulator	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5C dd 7C hh ll 6C xb 6C xb ff 6C xb ee ff 6C xb 6C xb ee ff	2 3 2 3 3 5 5	-	-	-	-	Δ	Δ	0	-



Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
STOP	(SP) - 2 ⇒ SP; RTN <sub>H</sub> :RTN <sub>L</sub> ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 2 ⇒ SP; (Y <sub>H</sub> :Y <sub>L</sub> ) ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 2 ⇒ SP; (X <sub>H</sub> :X <sub>L</sub> ) ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 2 ⇒ SP; (B:A) ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 1 ⇒ SP; (CCR) ⇒ M <sub>(SP)</sub> ; STOP All Clocks  If S control bit = 1, the STOP instruction is disabled and acts like a two-cycle NOP.  Registers stacked to allow quicker recovery by interrupt.	INH	18 3E	9** +5 or +2**	-	-	-	-	-	-	-	-
STS <i>opr</i>	(SP <sub>H</sub> :SP <sub>L</sub> ) ⇒ M:M+1 Store Stack Pointer	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5F dd 7F hh ll 6F xb 6F xb ff 6F xb ee ff 6F xb 6F xb ee ff	2 3 2 3 3 5 5	-	-	-	-	Δ	Δ	0	-
STX <i>opr</i>	(X <sub>H</sub> :X <sub>L</sub> ) ⇒ M:M+1 Store Index Register X	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5E dd 7E hh ll 6E xb 6E xb ff 6E xb ee ff 6E xb 6E xb ee ff	2 3 2 3 3 5 5	-	-	-	-	Δ	Δ	0	-
STY <i>opr</i>	(Y <sub>H</sub> :Y <sub>L</sub> ) ⇒ M:M+1 Store Index Register Y	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5D dd 7D hh ll 6D xb 6D xb ff 6D xb ee ff 6D xb 6D xb ee ff	2 3 2 3 3 5 5	-	-	-	-	Δ	Δ	0	-
SUBA <i>opr</i>	(A) - (M) ⇒ A Subtract Memory from Accumulator A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	80 ii 90 dd 90 hh ll A0 xb A0 xb ff A0 xb ee ff A0 xb A0 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
SUBB <i>opr</i>	(B) - (M) ⇒ B Subtract Memory from Accumulator B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C0 ii D0 dd F0 hh ll E0 xb E0 xb ff E0 xb ee ff E0 xb E0 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
SUBD <i>opr</i>	(D) - (M:M+1) ⇒ D Subtract Memory from D (A:B)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	83 jj kk 93 dd B3 hh ll A3 xb A3 xb ff A3 xb ee ff A3 xb A3 xb ee ff	2 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
SWI	(SP) - 2 ⇒ SP; RTN <sub>H</sub> :RTN <sub>L</sub> ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 2 ⇒ SP; (Y <sub>H</sub> :Y <sub>L</sub> ) ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 2 ⇒ SP; (X <sub>H</sub> :X <sub>L</sub> ) ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 2 ⇒ SP; (B:A) ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 1 ⇒ SP; (CCR) ⇒ M <sub>(SP)</sub> 1 ⇒ I; (SWI Vector) ⇒ PC  Software Interrupt	INH	3F	9	-	-	-	1	-	-	-	-
TAB	(A) ⇒ B Transfer A to B	INH	18 0E	2	-	-	-	-	Δ	Δ	0	-
TAP	(A) ⇒ CCR Translates to TFR A, CCR	INH	B7 02	1	Δ	↓	Δ	Δ	Δ	Δ	Δ	Δ
TBA	(B) ⇒ A Transfer B to A	INH	18 0F	2	-	-	-	-	Δ	Δ	0	-
TBEQ <i>cntr, rel</i>	If (cntr) = 0, then Branch; else Continue to next instruction  Test Counter and Branch if Zero (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 ib rr	3	-	-	-	-	-	-	-	-
TBL <i>opr</i>	(M) + ((B) × ((M+1) - (M))) ⇒ A 8-Bit Table Lookup and Interpolate  Initialize B, and index before TBL. <ea> points at first 8-bit table entry (M) and B is fractional part of lookup value.  (no indirect addressing modes allowed.)	IDX	18 3D xb	8	-	-	-	-	Δ	Δ	-	?
TBNE <i>cntr, rel</i>	If (cntr) not = 0, then Branch; else Continue to next instruction  Test Counter and Branch if Not Zero (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-
TFR <i>r1, r2</i>	(r1) ⇒ r2 <i>or</i> \$00:(r1) ⇒ r2 <i>or</i> (r1[7:0]) ⇒ r2  Transfer Register to Register r1 and r2 may be A, B, CCR, D, X, Y, or SP	INH	B7 eb	1 or Δ	-	-	-	-	Δ	Δ	Δ	Δ
TPA	(CCR) ⇒ A Translates to TFR CCR, A	INH	B7 20	1	-	-	-	-	-	-	-	-

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
TRAP	(SP) - 2 ⇒ SP; RTN <sub>H</sub> :RTN <sub>L</sub> ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 2 ⇒ SP; (Y <sub>H</sub> :Y <sub>L</sub> ) ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 2 ⇒ SP; (X <sub>H</sub> :X <sub>L</sub> ) ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 2 ⇒ SP; (B:A) ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 1 ⇒ SP; (CCR) ⇒ M <sub>(SP)</sub> 1 ⇒ I; (TRAP Vector) ⇒ PC  Unimplemented opcode trap	INH	18 tn tn = \$30-\$39 or \$40-\$FF	10	-	-	-	1	-	-	-	-
TST opr	(M) - 0 Test Memory for Zero or Minus	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	F7 hh ll E7 xb E7 xb ff E7 xb ee ff E7 xb E7 xb ee ff	3 3 3 4 6 6	-	-	-	-	Δ	Δ	0	0
TSTA	(A) - 0 Test A for Zero or Minus	INH	97	1	-	-	-	-	-	-	-	-
TSTB	(B) - 0 Test B for Zero or Minus	INH	D7	1	-	-	-	-	-	-	-	-
TSX	(SP) ⇒ X <i>Translates to TFR SP,X</i>	INH	B7 75	1	-	-	-	-	-	-	-	-
TSY	(SP) ⇒ Y <i>Translates to TFR SP,Y</i>	INH	B7 76	1	-	-	-	-	-	-	-	-
TXS	(X) ⇒ SP <i>Translates to TFR X,SP</i>	INH	B7 57	1	-	-	-	-	-	-	-	-
TYS	(Y) ⇒ SP <i>Translates to TFR Y,SP</i>	INH	B7 67	1	-	-	-	-	-	-	-	-
WAI	(SP) - 2 ⇒ SP; RTN <sub>H</sub> :RTN <sub>L</sub> ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 2 ⇒ SP; (Y <sub>H</sub> :Y <sub>L</sub> ) ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 2 ⇒ SP; (X <sub>H</sub> :X <sub>L</sub> ) ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 2 ⇒ SP; (B:A) ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub> ; (SP) - 1 ⇒ SP; (CCR) ⇒ M <sub>(SP)</sub> ;  WAIT for interrupt	INH	3E	8** (in) + 5 (int)	-	-	-	-	-	-	-	-
WAV	$\sum_{i=1}^B S_i F_i \Rightarrow Y:D$ $\sum_{i=1}^B F_i \Rightarrow X$ Calculate Sum of Products and Sum of Weights for Weighted Average Calculation  Initialize B, X, and Y before WAV. B specifies number of elements. X points at first element in S <sub>i</sub> list. Y points at first element in F <sub>i</sub> list.  All S <sub>i</sub> and F <sub>i</sub> elements are 8-bits.  If interrupted, six extra bytes of stack used for intermediate values	Special	18 3C	8** per lable	-	-	?	-	?	Δ	?	?

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
wavr	<i>see WAV</i>	Special	3C	**	-	-	-	?	-	?	Δ	?
pseudo-instruction	Resume executing an interrupted WAV instruction (recover intermediate results from stack rather than initializing them to zero)											
XGDX	(D) ⇔ (X) <i>Translates to EXG D, X</i>	INH	B7 C5	1	-	-	-	-	-	-	-	-
XGDY	(D) ⇔ (Y) <i>Translates to EXG D, Y</i>	INH	B7 C6	1	-	-	-	-	-	-	-	-

NOTES:

\*Each cycle (-) is typically 125 ns for an 8-MHz bus (16-MHz oscillator).

\*\*Refer to detailed instruction descriptions for additional information.